

SNVS317A-FEBRUARY 2005-REVISED MARCH 2013

LM723JAN Voltage Regulator

Check for Samples: LM723JAN

FEATURES


- 150 mA Output Current without External Pass Transistor
- Output Currents in Excess of 10A Possible by Adding External Transistors
- Input Voltage 40V Max •
- Output Voltage Adjustable from 2V to 37V
- Can be Used as Either a Linear or a Switching • Regulator

Connection Diagram

DESCRIPTION

The LM723 is a voltage regulator designed primarily for series regulator applications. By itself, it will supply output currents up to 150 mA; but external transistors can be added to provide any desired load current. The circuit features extremely low standby current drain, and provision is made for either linear or foldback current limiting.

The LM723 is also useful in a wide range of other applications such as a shunt regulator, a current regulator or a temperature controller.







Figure 2. Metal Can Package **Top View** See Package LME0010C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.




Equivalent Circuit



Pin numbers refer to metal can package.

Schematic Diagram



SNVS317A-FEBRUARY 2005-REVISED MARCH 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

Pulse Voltage from V^+ to V^- (50 ms)		50V
Continuous Voltage from V ⁺ to V ⁻		40V
Input-Output Voltage Differential		40V
Differential Input Voltage		±5V
Voltage between non-inverting input and V	+8V	
Current from V _Z	25 mA	
Current from V _{REF}	15 mA	
Internal Power Dissipation ($T_A = 125^{\circ}C$) Metal Can ⁽²⁾		300 mW
	CDIP ⁽²⁾	400 mW
Maximum T _J		+175°C
Storage Temperature Range		-65°C ≤ T _A ≤ +150°C
Lead Temperature (Soldering, 4 sec. max.)		300°C
Thermal Resistance		
θ _{JA}	CDIP (Still Air)	100°C/W
	CDIP (500LF/ Min Air flow)	61°C/W
	Metal Can (Still Air)	156°C/W
	Metal Can (500LF/ Min Air flow)	89°C/W
θ _{JC}	CDIP	22°C/W
	Metal Can	37°C/W
ESD Tolerance ⁽³⁾		1200V

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum available power dissipation at any temperature is P_d = (T_{JMAX} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is less. See derating curves for maximum power rating above 25°C.

(3) Human body model, 1.5 k Ω in series with 100 pF.

Recommended Operating Conditions

Input Voltage Range	9.5V to 40V _{DC}
Output Voltage Range	2V to 37V _{DC}
Input-Output Voltage Differential	2.5 V to 38V _{DC}
Ambient Operating Temperature Range	−55°C ≤ T _A ≤ +125°C

Quality Conformance Inspection

MIL-STD-883, Method 5004 and Method 5005

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55

LM723JAN



SNVS317A - FEBRUARY 2005 - REVISED MARCH 2013

www.ti.com

Subgroup	Description	Temp (°C)
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Electrical Characteristics

DC Parameters ⁽¹⁾

Symbol	Parameter	Conditions N		Min	Мах	Units	Sub- groups
V _{Rline}	Line Regulation	$12V \le V_{IN} \le 15V, V_{OUT} = 5V,$		-0.1	0.1	%V _{OUT}	1
		$I_L = 1mA$		-0.2	0.2	%V _{OUT}	2
				-0.3	0.3	%V _{OUT}	3
		$\begin{array}{l} 12V \leq V_{IN} \leq 40V, \ V_{OUT} = 2V, \\ I_L = 1mA \end{array}$		-0.2	0.2	%V _{OUT}	1
		$9.5V \le V_{IN} \le 40V, V_{OUT} = 5V,$ $I_L = 1mA$		-0.3	0.3	%V _{OUT}	1
		$12V \le V_{IN} \le 15V, V_{OUT} = 5V,$ $I_L = 1mA$		-10. 0	+10. 0	mV	1
				-20. 0	+20. 0	mV	2
				-30. 0	+30. 0	mV	3
V _{Rload}	Load Regulation	$1mA \le I_L \le 50mA, V_{IN} = 12V, V_{OUT} = 5V$		-0.1 5	0.15	%V _{OUT}	1
				-0.4	0.4	%V _{OUT}	2
				-0.6	0.6	%V _{OUT}	3
		$1mA \le I_L \le 10mA, V_{IN} = 40V, \\ V_{OUT} = 37V$		-0.5	0.5	%V _{OUT}	1
		$\begin{array}{l} 6mA \leq I_L \leq 12mA, \ V_{IN} = 10V, \\ V_{OUT} = 7.5V \end{array}$		-0.2	0.2	%V _{OUT}	1
		$1mA \le I_L \le 50mA, V_{IN} = 12V, V_{OUT} = 5V$		-15. 0	+15. 0	mV	1
				-40. 0	+40. 0	mV	2
				-60. 0	+60. 0	mV	3
V_{REF}	Voltage Reference	$I_{REF} = 1mA, V_{IN} = 12V$		6.95	7.35	V	1
				6.9	7.4	V	2, 3
I _{SCD}	Standby Current	$V_{\rm IN} = 30V, \ I_{\rm L} = I_{\rm REF} = 0,$		0.5	3	mA	1
		$V_{OUT} = V_{REF}$		0.5	2.4	mA	2
				0.5	3.5	mA	3
I _{OS}	Short Circuit Current	$\label{eq:Vout} \begin{array}{l} V_{OUT}=5V, \ V_{IN}=12V, \\ R_{SC}=10\Omega, \ R_L=0 \end{array}$		45	85	mA	1
Vz	Zener Voltage	I _Z = 1mA		(2)(3) 5.58	6.82	V	1
V _{OUT}	Output Voltage	V _{IN} = 12V, V _{OUT} = 5V, I _L = 1mA	(4)	4.5	5.5	V	1, 2, 3

(1) Unless otherwise specified, $T_A = 25^{\circ}C$, $V_{IN} = V^+ = V_C = 12V$, $V^- = 0$, $V_{OUT} = 5V$, $I_L = 1$ mA, $R_{SC} = 0$, $C_1 = 100$ pF, $C_{REF} = 0$ and divider impedance as seen by error amplifier ≤ 10 k Ω connected as shown in Figure 14. Line and load regulation specifications are given for the condition of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions. For metal can applications where V_Z is required, an external 6.2V zener diode should be connected in series with V_{OUT} .

(2)

Tested for 14 – lead DIP only. (3)

(4) Setup test for Temp. Coeff.

4 Submit Documentation Feedback



SNVS317A-FEBRUARY 2005-REVISED MARCH 2013

Electrical Characteristics (continued)

DC Parameters (1)

www.ti.com

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
Delta V _{OUT} / Delta T	Average Temperature Coefficient of Output Voltage	$25^{\circ}C \le T_A \le +125^{\circ}C, V_{IN} = 12V, V_{OUT} = 5V, I_L = 1mA$	(5)	-0.0 1	0.01	%/°C	8A
		$\label{eq:linear_states} \begin{array}{l} -55^\circ\text{C} \leq \text{T}_\text{A} \leq +25^\circ\text{C}, \ \text{V}_\text{IN} = 12\text{V}, \\ \text{V}_\text{OUT} = 5\text{V}, \ \text{I}_\text{L} = 1\text{mA} \end{array}$	(5)	-0.0 15	0.01 5	%/°C	8B
Delta V _{OUT} / Delta V _{IN}	Ripple Rejection	$f = 10 \text{KHz}, C_{\text{REF}} = 0\text{F}, \\ V_{\text{INS}} = 2V_{\text{RMS}}$		64		dB	4
		$ f = 10 KHz, C_{REF} = 5 \mu F, \\ V_{INS} = 2 V_{RMS} $		76		dB	4
N _O	Output Noise Voltage	100Hz ≤ f ≤ 10KHz, $V_{INS} = 0V_{RMS}$, $C_{REF} = 0\mu F$			120	μV_{RMS}	4
		100Hz ≤ f ≤ 10KHz, V _{INS} = 0V _{RMS} , C _{REF} = 5µF			7	μV_{RMS}	4
Delta V _{OUT} / Delta V _{IN}	Line Transient Response	$ \begin{array}{l} V_{\text{IN}}=12V,V_{\text{OUT}}=5V,\\ I_{L}=1\text{mA},C_{\text{REF}}=5\mu\text{F},\\ R_{\text{SC}}=0\Omega,\\ \text{Delta}V_{\text{IN}}=3V \text{ for }25\mu\text{sec} \end{array} $		0	10	mV/V	4
Delta V _{OUT} / Delta I _L	Load Transient Response	$ \begin{array}{l} V_{\text{IN}}=12V,V_{\text{OUT}}=5V,\\ I_{\text{L}}=40\text{mA},C_{\text{REF}}=5\mu\text{F},\\ R_{\text{SC}}=0\Omega,\\ \text{Delta}\ I_{\text{L}}=10\text{mA}\ \text{for}\ 25\mu\text{sec} \end{array} $		-1.5	0	mV/mA	4

(5) Calculated parameter


DC Parameters: Drift Values

Delta calculations performed on JAN S and QMLV devices at Group B, Subgroup 5, only.


Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{Rline}	Line Regulation	$\begin{array}{l} 12V \leq V_{IN} \leq 15V, \ V_{OUT} = 5V, \\ I_L = 1mA, \ \pm 1mV, \ or \ \pm 15\% \\ (whichever \ is \ greater) \end{array}$		-1.0	1.0	mV	1
V _{Rload}	Load Regulation	$\begin{array}{l} 1mA \leq I_L \leq 50mA, \ V_{IN} = 12V, \\ V_{OUT} = 5V, \ \pm 1mV, \ or \ \pm 20\% \\ (whichever \ is \ greater) \end{array}$	$V_{OUT} = 5V, \pm 1mV, \text{ or } \pm 20\%$			mV	1
V _{REF}	Reference Voltage	I _{REF} = 1mA, V _{IN} = 12V		-15	15	mV	1
I _{SCD}	Standby Current Drain	$V_{IN} = 30V, I_L = I_{REF} = 0,$ $V_{OUT} = V_{REF}$					1

SNVS317A - FEBRUARY 2005 - REVISED MARCH 2013


www.ti.com




Typical Performance Characteristics



Current Limiting






6



10

SNVS317A-FEBRUARY 2005-REVISED MARCH 2013



-6.0

45



25

35


R_{SC} = 0

5


15

-4.0

-5





Output Impedence vs Frequency











SNVS317A-FEBRUARY 2005-REVISED MARCH 2013

	Table 1. Resistor values (K12) for Standard Output Voltage																																				
Positive Output Voltage	Applicable Figures ⁽¹⁾		ked ut ±5%	Output Adjustable ±10% ⁽²⁾		Adjustable		Adjustable		Adjustable		Adjustable		Adjustable		Adjustab		Adjustable		Applicable Figures	Fixed Output ±5%		5% Output Adjustable ±10%														
		R1	R2	R1	P1	R2			R1	R2	R1	P1	R2																								
+3.0	Figure 14, Figure 18, Figure 19, Figure 22, Figure 25 (Figure 17)	4.12	3.01	1.8	0.5	1.2	+100	Figure 20	3.57	102	2.2	10	91																								
+3.6	Figure 14, Figure 18, Figure 19, Figure 22, Figure 25 (Figure 17)	3.57	3.65	1.5	0.5	1.5	+250	Figure 20	3.57	255	2.2	10	240																								
+5.0	Figure 14, Figure 18, Figure 19, Figure 22, Figure 25 (Figure 17)	2.15	4.99	0.75	0.5	2.2	-6 ⁽³⁾	Figure 16, (Figure 23)	3.57	2.43	1.2	0.5	0.75																								
+6.0	Figure 14, Figure 18, Figure 19, Figure 22, Figure 25 (Figure 17)	1.15	6.04	0.5	0.5	2.7	-9	Figure 16, Figure 23	3.48	5.36	1.2	0.5	2.0																								
+9.0	Figure 15, Figure 17, (Figure 18, Figure 19, Figure 22, Figure 25)	1.87	7.15	0.75	1.0	2.7	-12	Figure 16, Figure 23	3.57	8.45	1.2	0.5	3.3																								
+12	Figure 15, Figure 17, (Figure 18, Figure 19, Figure 22, Figure 25)	4.87	7.15	2.0	1.0	3.0	-15	Figure 16, Figure 23	3.65	11.5	1.2	0.5	4.3																								
+15	Figure 15, Figure 17, (Figure 18, Figure 19, Figure 22, Figure 25)	7.87	7.15	3.3	1.0	3.0	-28	Figure 16, Figure 23	3.57	24.3	1.2	0.5	10																								
+28	Figure 15, Figure 17, (Figure 18, Figure 19, Figure 22, Figure 25)	21.0	7.15	5.6	1.0	2.0	-45	Figure 21	3.57	41.2	2.2	10	33																								
+45	Figure 20	3.57	48.7	2.2	10	39	-100	Figure 21	3.57	97.6	2.2	10	91																								
+75	Figure 20	3.57	78.7	2.2	10	68	-250	Figure 21	3.57	249	2.2	10	240																								

Table 1. Resistor Values ($k\Omega$) for Standard Output Voltage

Figures in parentheses may be used if R1/R2 divider is placed on opposite input of error amp. (1)

Replace R1/R2 in figures with divider shown in Figure 26. V^+ and V_{CC} must be connected to a +3V or greater supply. (2) (3)

Table 2. Formulae for Intermediate Output Voltages


Outputs from +2 to +7 volts	Outputs from +4 to +250 volts	Current Limiting
(Figure 14, Figure 17, Figure 18, Figure 19, Figure 22, Figure 25)	(Figure 20)	
$V_{\text{OUT}} = \left(V_{\text{REF}} \times \frac{\text{R2}}{\text{R1} + \text{R2}}\right)$	$V_{OUT} = \left(rac{V_{REF}}{2} imes rac{R2 - R1}{R1} ight); R3 = R4$	$I_{\text{LIMIT}} = rac{V_{\text{SENSE}}}{R_{\text{SC}}}$
Outputs from +7 to +37 volts	Outputs from −6 to −250 volts	Foldback Current Limiting
(Figure 15, Figure 17, Figure 18, Figure 19, Figure 22, Figure 25)	(Figure 16, Figure 21, Figure 23)	$I_{\text{KNEE}} = \left(\frac{V_{\text{OUT}} \text{ R3}}{\text{R}_{\text{SC}} \text{ R4}} + \frac{V_{\text{SENSE}} (\text{R3} + \text{R4})}{\text{R}_{\text{SC}} \text{ R4}}\right)$
$V_{OUT} = \left(V_{REF} \times \frac{R1 + R2}{R2}\right)$	$V_{OUT} = \left(rac{V_{REF}}{2} imes rac{R1 + R2}{R1} ight); R3 = R4$	$I_{SHORT CKT} = \left(\frac{V_{SENSE}}{R_{SC}} \times \frac{R3 + R4}{R4}\right)$





SNVS317A-FEBRUARY 2005-REVISED MARCH 2013


TYPICAL APPLICATIONS



Note: $R3 = \frac{R1R2}{R1 + R2}$ for minimum temperature drift

Figure 14. Basic Low Voltage Regulator (V_{OUT} = 2 to 7 Volts)

Typical Performance			
Regulated Output Voltage	5V		
Line Regulation ($\Delta V_{IN} = 3V$)	0.5mV		
Load Regulation ($\Delta I_L = 50$ mA)	1.5mV		



R1 R2 Note: R3 = $\frac{R1 R2}{R1 + R2}$ for minimum temperature drift. R3 may be eliminated for minimum component count.


Figure 15. Basic High Voltage Regulator (V_{OUT} = 7 to 37 Volts)

Typical Performance				
Regulated Output Voltage	15V			
Line Regulation ($\Delta V_{IN} = 3V$)	1.5 mV			
Load Regulation ($\Delta I_L = 50 \text{ mA}$)	4.5 mV			

SNVS317A - FEBRUARY 2005 - REVISED MARCH 2013




www.ti.com





Typical Performance			
Regulated Output Voltage	-15V		
Line Regulation ($\Delta V_{IN} = 3V$)	1 mV		
Load Regulation ($\Delta I_L = 100 \text{ mA}$)	2 mV		





Typical Performance				
Regulated Output Voltage	+15V			
Line Regulation ($\Delta V_{IN} = 3V$)	1.5 mV			
Load Regulation ($\Delta I_L = 1A$)	15 mV			



SNVS317A-FEBRUARY 2005-REVISED MARCH 2013





Figure 18. Positive Voltage Regulator (External PNP Pass Transistor)

Typical Performance				
Regulated Output Voltage	+5V			
Line Regulation ($\Delta V_{IN} = 3V$)	0.5 mV			
Load Regulation ($\Delta I_L = 1A$)	5 mV			






Typical Performance	
Regulated Output Voltage	+5V
Line Regulation ($\Delta V_{IN} = 3V$)	0.5 mV
Load Regulation ($\Delta I_L = 10 \text{ mA}$)	1 mV
Short Circuit Current	20 mA

SNVS317A - FEBRUARY 2005 - REVISED MARCH 2013




www.ti.com






Typical Performance				
Regulated Output Voltage	+50V			
Line Regulation ($\Delta V_{IN} = 20V$)	15 mV			
Load Regulation ($\Delta I_L = 50 \text{ mA}$)	20 mV			





Typical Performance	
Regulated Output Voltage	-100V
Line Regulation ($\Delta V_{IN} = 20V$)	30 mV
Load Regulation ($\Delta I_L = 100 \text{ mA}$)	20 mV





 L_1 is 40 turns of No. 20 enameled copper wire wound on Ferroxcube P36/22-3B7 pot core or equivalent with 0.009 in. air gap.


Figure 22. Positive Switching Regulator

Typical Performance				
Regulated Output Voltage	+5V			
Line Regulation ($\Delta V_{IN} = 30V$)	10 mV			
Load Regulation ($\Delta I_L = 2A$)	80 mV			

SNVS317A - FEBRUARY 2005 - REVISED MARCH 2013




www.ti.com



 L_1 is 40 turns of No. 20 enameled copper wire wound on Ferroxcube P36/22-3B7 pot core or equivalent with 0.009 in. air gap.

Figure 23. Negative Switching Regulator

Typical Performance	
Regulated Output Voltage	-15V
Line Regulation ($\Delta V_{IN} = 20V$)	8 mV
Load Regulation ($\Delta I_L = 2A$)	6 mV



Note: Current limit transistor may be used for shutdown if current limiting is not required.


Figure 24. Remote Shutdown Regulator with Current Limiting


Typical Performance	
Regulated Output Voltage	+5V
Line Regulation ($\Delta V_{IN} = 3V$)	0.5 mV
Load Regulation ($\Delta I_L = 50 \text{ mA}$)	1.5 mV




LM723JAN

www.ti.com





Regulated Output Voltage	+5V
Line Regulation ($\Delta V_{IN} = 10V$)	0.5 mV
Load Regulation ($\Delta I_L = 100 \text{ mA}$)	1.5 mV



NOTE: Replace R1/R2 in figures with divider shown in Figure 26

Figure 26. Output Voltage Adjust

SNVS317A - FEBRUARY 2005 - REVISED MARCH 2013

www.ti.com

NSTRUMENTS

Texas

REVISION HISTORY SECTION

Date Released	Revision	Section	Originator	Changes
02/15/05	A	New Release, Corporate format	L. Lytle	1 MDS data sheet converted into one Corp. data sheet format. MJLM723-X, Rev. 1A0. MDS data sheet will be archived.
03/25/2013	А	All Sections		Changed layout of National Data Sheet to TI format



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
JL723SCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	JL723SCA JM38510/10201SCA Q	Samples
JL723SIA	ACTIVE	TO-100	LME	10	20	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	JL723SIA JM38510/10201SIA Q ACO JM38510/10201SIA Q >T	Samples
JM38510/10201SCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	JL723SCA JM38510/10201SCA Q	Samples
JM38510/10201SIA	ACTIVE	TO-100	LME	10	20	Non-RoHS & Non-Green	Call TI	Call TI	-55 to 125	JL723SIA JM38510/10201SIA Q ACO JM38510/10201SIA Q >T	Samples
M38510/10201SCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	JL723SCA JM38510/10201SCA Q	Samples
M38510/10201SIA	ACTIVE	TO-100	LME	10	20	Non-RoHS & Non-Green	Call TI	Call TI	-55 to 125	JL723SIA JM38510/10201SIA Q ACO JM38510/10201SIA Q >T	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
JL723SCA	J	CDIP	14	25	502	14	10668	4.32
JM38510/10201SCA	J	CDIP	14	25	502	14	10668	4.32
M38510/10201SCA	J	CDIP	14	25	502	14	10668	4.32


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas

INSTRUMENTS

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
JL723SIA	LME	TO-CAN	10	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
JM38510/10201SIA	LME	TO-CAN	10	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
M38510/10201SIA	LME	TO-CAN	10	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54

*All dimensions are nominal

5-Jan-2022

GENERIC PACKAGE VIEW

TO-CAN - 5.72 mm max height METAL CYLINDRICAL PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




LME0010A



PACKAGE OUTLINE

TO-CAN - 5.72 mm max height

METAL CYLINDRICAL PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Reference JEDEC registration MO-006/TO-100.




LME0010A

EXAMPLE BOARD LAYOUT

TO-CAN - 5.72 mm max height

METAL CYLINDRICAL PACKAGE





GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated