
SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- Rail-to-Rail Output Swing
- Gain Bandwidth Product . . . 6.4 MHz
- ±80 mA Output Drive Capability

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Supply Current . . . 500 μA/channel
- Input Offset Voltage . . . 100 μV
- Input Noise Voltage . . . 11 nV/√Hz
- Slew Rate . . . 1.6 V/μs
- Micropower Shutdown Mode (TLV2460/3)...0.3 μA/Channel
- Universal Operational Amplifier EVM



description

The TLV246x is a family of low-power rail-to-rail input/output operational amplifiers specifically designed for portable applications. The input common-mode voltage range extends beyond the supply rails for maximum dynamic range in low-voltage systems. The amplifier output has rail-to-rail performance with high-output-drive capability, solving one of the limitations of older rail-to-rail input/output operational amplifiers. This rail-to-rail dynamic range and high output drive make the TLV246x ideal for buffering analog-to-digital converters.

The operational amplifier has 6.4 MHz of bandwidth and 1.6 V/ μ s of slew rate with only 500 μ A of supply current, providing good ac performance with low power consumption. Devices are available with an optional shutdown terminal, which places the amplifier in an ultralow supply current mode (I_{DD} = 0.3 μ A/ch). While in shutdown, the operational-amplifier output is placed in a high-impedance state. DC applications are also well served with an input noise voltage of 11 nV/ ν Hz and input offset voltage of 100 μ V.

ORDERING INFORMATION[†]

TA	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 1- 40500	D	Tape and reel	TLV2462AQDREP	2462AE
-40°C to 125°C	D	Tape and reel	TLV2463AQDREP	V2463AQE
	D	Tape and reel	TLV2462AMDREP	2462AM
–55°C to 125°C	D	Tape and reel	TLV2464AMDREP	V2464AME
	PW	Tape and reel	TLV2464AMPWREP	2464AME

[†]Some of the TLV246x family, along with packaging options, are in the **Product Preview** stage of development. Contact the local Texas Instruments sales office for availability.

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TLV246x PACKAGE PINOUTS



NC - No internal connection

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2009

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	6 V
Differential input voltage, V _{ID}	– 0.2 V to V _{DD} + 0.2 V
Input current, I _I (any input)	± 200 mA
Output current, IO	± 175 mA
Total input current, I _I (into V _{DD+})	175 mA
Total output current, IO (out of GND)	175 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–55°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

THERMAL RESISTANCE TABLE

PACKAGE	θ၂ (°C	IC /W)	θ၂ (°C/W, 0	
	High K	Low K	High K	Low K
D (8)	39.4	42.4	97.1	165.5
D (14)	51.5	53.7	86.2	133.5
PW (8)	65.1	69.4	149.4	230.5
PW (14)	45.8	46.6	111.7	131.4

NOTE: Thermal resistances are not production tested and are for informational purposes only.




Figure 1. Wirebond Life Estimation Plot



TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

recommended operating conditions

		MIN	MAX	UNIT
Our about to many	Single supply	2.7	6	.,
Supply voltage, V _{DD}	Split supply	±1.35	±3	V
Common-mode input voltage range, VICR		-0.2	V _{DD} +0.2	V
Object designs and left will be made be self-	VIH	2		.,
Shutdown on/off voltage level‡	V _{IL}		0.7	V
Operating free-air temperature, TA		-40	125	°C

[‡] Relative to voltage on the GND terminal of the device.

TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	UNIT	
.,				25°C		150	1500		
VIO	Input offset voltage	$V_{DD} = 3 V$,	$V_{IC} = 1.5 V$,	Full range			1700	μV	
αVIO	Temperature coefficient of input offset voltage	V _O = 1.5 V,	$R_S = 50 \Omega$			2		μV/°C	
I	land offers comment			25°C		2.8	7	^	
lio	Input offset current	$V_{DD} = 3 V$,	$V_{IC} = 1.5 V,$	Full range			75	nA	
1	Input bigg gurrant	$V_0 = 1.5 V$	$R_S = 50 \Omega$	25°C		4.4	14	nA	
IIB	Input bias current			Full range			75	ΠA	
		Jan. 25 mA		25°C		2.9			
\/ - · ·	High level eviterativelyes	$I_{OH} = -2.5 \text{ mA}$		Full range	2.8			V	
VOH	High-level output voltage	10 4		25°C		2.7		V	
		$I_{OH} = -10 \text{ mA}$		Full range	2.5				
		V 45V		25°C		0.1			
.,		$V_{IC} = 1.5 V,$	$I_{OL} = 2.5 \text{ mA}$	Full range			0.2	.,	
VOL	Low-level output voltage	V 4.5.V	1 40 1	25°C		0.3		V	
		$V_{IC} = 1.5 V,$	$I_{OL} = 10 \text{ mA}$	Full range			0.5		
			Coursing			50			
		Sourcing		Full range	20			m ^	
los	Short-circuit output current		Cialia a			40		mA	
		Sinking		Full range	20				
IO	Output current	Measured 1 V from	rail	25°C		±40		mA	
	Large-signal differential voltage			25°C	90	105			
AVD	amplification	$R_L = 10 \text{ k}\Omega$		Full range	89			dB	
r _{i(d)}	Differential input resistance			25°C		10 ⁹		Ω	
^C i(c)	Common-mode input capacitance	f = 10 kHz		25°C		7		pF	
z _O	Closed-loop output impedance	f = 100 kHz,	A _V = 10	25°C		33		Ω	
		V _{ICR} = 0 V to 3 V,		25°C	66	80			
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$		Full range	60			dB	
		$V_{DD} = 2.7 \text{ V to 6 V},$	$V_{IC} = V_{DD}/2$	25°C	80	85			
ksvr	Supply voltage rejection ratio	No load	10 00 7	Full range	75				
	(ΔV _{DD} /ΔV _{IO})	V _{DD} = 3 V to 5 V,	$V_{IC} = V_{DD}/2$.	25°C	85	95		dB	
		No load		Full range	80				
				25°C		0.5	0.575		
IDD	Supply current (per channels)	$V_0 = 1.5 V$,	No load	Full range			0.9	mA	
	Supply current in shutdown	SHDN < 0.7 V,		25°C		0.3			
IDD(SHDN)	(TLV2460, TLV2463)	- ,	Per channel in shutdown				2.5	μΑ	

[†] Full range is -40°C to 125°C for the Q suffix and -55°C to 125°C for the M suffix.



TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDI	TEST CONDITIONS			TYP	MAX	UNIT	
			O 400 = F	25°C	1	1.6			
SR	Slew rate at unity gain	$V_{O(PP)} = 2 V,$ $R_L = 10 \text{ k}\Omega$	C _L = 160 pF,	Full range	0.8			V/μs	
.,	Enclosed and Second and Second Second	f = 100 Hz	f = 100 Hz			16		->//	
v _n	Equivalent input noise voltage	f = 1 kHz		25°C		11		nV/√Hz	
In	Equivalent input noise current	f = 1 kHz		25°C		0.13		pA/√ Hz	
	T. 11	.,	A _V = 1			0.006%			
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 2 \text{ V},$ $R_L = 10 \text{ k}\Omega, f = 1 \text{ kHz}$	$A_{V} = 10$	25°C		0.02%			
	110100	17 - 10 132, 1 - 1 1112	A _V = 100			0.08%			
			Both channels			7.6			
t(on)	Amplifier turnon time	$A_V = 1$, $R_L = 10 \text{ k}\Omega$	Channel 1 only, Channel 2 on	25°C		7.65		μs	
			Both channels			333			
t(off)	Amplifier turnoff time	A _V = 1, R _L = 10 kΩ	Channel 1 only, Channel 2 on	25°C		328		ns	
(611)			Channel 2 only, Channel 1 on			329			
	Gain-bandwidth product	f = 10 kHz, C _L = 160 pF	$R_L = 10 \text{ k}\Omega$,	25°C		5.2		MHz	
		V(STEP)PP = 2 V,	0.1%			1.47			
t _S Settling time		$A_V = -1$, $C_L = 10 \text{ pF}$, $R_L = 10 \text{ k}\Omega$	0.01%	0500		1.78			
		V(STEP)PP = 2 V,	0.1%	25°C		1.77		μs	
		$A_V^{\prime} = -1$, $C_L = 56 \text{ pF}$, $R_L = 10 \text{ k}\Omega$	0.01%			1.98			
φm	Phase margin at unity gain	D 4010	C 400 - F	25°C		44°			
	Gain margin	$R_L = 10 \text{ k}\Omega$	$C_L = 160 pF$	25°C		7		dB	

[†] Full range is –40°C to 125°C for the Q suffix and –55°C to 125°C for the M suffix.

TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONE	DITIONS	T _A †	MIN	TYP	MAX	UNIT
.,				25°C		150	1500	.,
VIO	Input offset voltage	$V_{DD} = 5 V$,	$V_{IC} = 2.5,$	Full range			1700	μV
αΛΙΟ	Temperature coefficient of input offset voltage	V _O = 2.5 V,	$R_S = 50 \Omega$	25°C		2		μV/°C
	land offeet comment			25°C		0.3	7	0
lio	Input offset current	$V_{DD} = 5 V$	$V_{IC} = 2.5 V$,	Full range			60	nA
lin	Input bigg ourrent	$V_0 = 2.5 V$,	$R_S = 50 \Omega$	25°C		1.3	14	ρΛ
I _{IB}	Input bias current			Full range			60	nA
		lou - 25 mA		25°C		4.9		
V	High lovel output voltage	$I_{OH} = -2.5 \text{ mA}$		Full range	4.8			V
VOH	High-level output voltage	10 1		25°C		4.8		V
		$I_{OH} = -10 \text{ mA}$		Full range	4.7			
		V 25V	1- 05 m 1	25°C		0.1		
V	Law lawal autout valta as	$V_{IC} = 2.5 \text{ V},$	$I_{OL} = 2.5 \text{ mA}$	Full range			0.2	
VOL	Low-level output voltage	V 05V	1 40 4	25°C		0.2		V
		$V_{IC} = 2.5 \text{ V},$	$I_{OL} = 10 \text{ mA}$	Full range			0.3	
				25°C		145		
	Object street administration	Sourcing		Full range	60			mA
los	hort-circuit output current	Sinking		25°C		100		
				Full range	60			
lo	Output current	Measured at 1 V from	m rail	25°C		±80		mA
	Large-signal differential voltage	V _{IC} = 2.5 V,	$R_L = 10 \text{ k}\Omega$	25°C	92	109		.ID
A_{VD}	amplification	$V_0 = 1 \text{ V to 4 V}$	_ ,	Full range	90			dB
ri(d)	Differential input resistance			25°C		10 ⁹		Ω
^C i(c)	Common-mode input capacitance	f = 10 kHz		25°C		7		pF
z _O	Closed-loop output impedance	f = 100 kHz,	A _V = 10	25°C		29		Ω
OMBB	Once and the second sec	$V_{ICR} = 0 V \text{ to 5 V},$		25°C	71	85		.ID
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$		Full range	60			dB
		$V_{DD} = 2.7 \text{ V to 6 V},$	$V_{IC} = V_{DD}/2$,	25°C	80	85		.ID
1.	Supply voltage rejection ratio	No load		Full range	75			dB
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$	25°C	85	95		-10
		No load		Full range	80			dB
	Cupply ourrent (nor shares)	V- 25V	No loos	25°C		0.55	0.65	~~ ^
lDD	Supply current (per channel)	$V_0 = 2.5 V$,	No load,	Full range			1	mA
lpp (QUID: "	Supply current in shutdown	SHDN < 0.7 V, Per c	hannels in	25°C		1		пΔ
IDD(SHDN)	(TLV2460, TLV2463)	shutdown		Full range			3	μΑ

[†] Full range is -40°C to 125°C for the Q suffix and -55°C to 125°C for the M suffix.

TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		IDITIONS	T _A †	MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$V_{O(PP)} = 2 V,$ $R_L = 10 \text{ k}\Omega$	C _L = 160 pF,	25°C Full range	0.8	1.6		V/µs	
V	Faultyplant innut noise valtege	f = 100 Hz		25°C		14		nV/√ Hz	
Vn	Equivalent input noise voltage	f = 1 kHz		25°C		11		IIV/∀⊓Z	
In	Equivalent input noise current	f = 100 Hz		25°C		0.13		pA/√Hz	
		V _{O(PP)} = 4 V,	A _V = 1			0.004%			
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$,	A _V = 10	25°C		0.01%			
		f = 10 kHz	A _V = 100			0.04%			
			Both channels]		7.6			
t(on)	Amplifier turnon time	A _V = 1, R _L = 10 kΩ	Channel 1 only, Channel 2 on	25°C		7.65		μs	
()			Channel 2 only, Channel 1 on			7.25			
			Both channels			333			
t(off)	Amplifier turnoff time	A _V = 1, R _L = 10 kΩ	Channel 1 only, Channel 2 on	25°C		328		ns	
			Channel 2 only, Channel 1 on			329			
	Gain-bandwidth product	f = 10 kHz, C _L = 160 pF	$R_L = 10 \text{ k}\Omega$,	25°C		6.4		MHz	
		V(STEP)PP = 2 V, $A_V = -1,$	0.1%			1.53			
	Cattling time	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		1.83			
t _S Settling time		$V_{(STEP)PP} = 2 V,$ $A_{V} = -1,$	0.1%	25.0		3.13		μs	
		$C_L = 56 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			3.33			
φm	Phase margin at unity gain	D 10 kO	C: - 160 pF	25°C		45°			
	Gain margin	$R_L = 10 \text{ k}\Omega$,	$C_L = 160 \text{ pF}$	25°C		7		dB	

[†] Full range is –40°C to 125°C for the Q suffix and –55°C to 125°C for the M suffix.

TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP **FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT** OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
I _{IB}	Input bias current	vs Free-air temperature	3, 4
IIO	Input offset current	vs Free-air temperature	3, 4
Vон	High-level output voltage	vs High-level output current	5, 6
VOL	Low-level output voltage	vs Low-level output current	7, 8
VO(PP)	Peak-to-peak output voltage	vs Frequency	9, 10
	Open-loop gain	vs Frequency	11, 12
	Phase	vs Frequency	11, 12
AVD	Differential voltage amplification	vs Load resistance	13
	Capacitive load	vs Load resistance	14
Z _O	Output impedance	vs Frequency	15, 16
CMRR	Common-mode rejection ratio	vs Frequency	17
ksvr	Supply-voltage rejection ratio	vs Frequency	18, 19
	Complex company	vs Supply voltage	20
lDD	Supply current	vs Free-air temperature	21
	Amplifier turnon characteristics		22
	Amplifier turnoff characteristics		23
	Supply current turnon		24
	Supply current turnoff		25
	Shutdown supply current	vs Free-air temperature	26
SR	Slew rate	vs Supply voltage	27
Vn	Equivalent input noise voltage	vs Frequency	28, 29
٧n	Equivalent input hoise voltage	vs Common-mode input voltage	30, 31
THD	Total harmonic distortion	vs Frequency	32, 33
THD+N	Total harmonic distortion plus noise	vs Peak-to-peak signal amplitude	34, 35
		vs Frequency	11, 12
φm	Phase margin	vs Load capacitance	36
		vs Free-air temperature	37
	Only has distill mandest	vs Supply voltage	38
	Gain bandwidth product	vs Free-air temperature	39
	Large signal follower		40, 41
	Small signal follower		42, 43
	Inverting large signal		44, 45
	Inverting small signal		46, 47



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005


TYPICAL CHARACTERISTICS






INPUT OFFSET VOLTAGE

INPUT BIAS AND INPUT OFFSET CURRENT vs







INPUT BIAS AND INPUT OFFSET CURRENT vs





SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS










SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS



OPEN-LOOP GAIN AND PHASE




Figure 12

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS

OPEN-LOOP GAIN AND PHASE





Figure 13

10000

100

10

DIFFERENTIAL VOLTAGE AMPLIFICATION



Phase Margin < 30°

Phase Margin > 30°

Phase Margin > 30°

100

 $V_{DD} = 5 V$

Phase Margin = 30° T_A = 25°C

 R_L – Load Resistance – Ω


CAPACITIVE LOAD

LOAD RESISTANCE


10k

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS




COMMON-MODE REJECTION RATIO



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS








Figure 20





SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS

AMPLIFIER WITH A SHUTDOWN PULSE TURNON CHARACTERISTICS 5 **Shutdown Pin** 4 3 V_{SD} - Shutdown Voltage - V 2 1 0 **Amplifier Output** 3 $V_{DD} = 5 V$ 2 $R_L = 10 \text{ k}\Omega$ $A_V = 1$ T_A = 25°C 1 -1 -3 9 11 -5 t – Time – μ s Figure 23




Figure 24

SUPPLY CURRENT WITH A SHUTDOWN PULSE **TURNON CHARACTERISTICS**




Figure 25

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS

TURNOFF SUPPLY CURRENT WITH A SHUTDOWN PULSE




Figure 26

SHUTDOWN SUPPLY CURRENT

FREE-AIR TEMPERATURE




Figure 27






Figure 28

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS





EQUIVALENT INPUT NOISE VOLTAGE

FREQUENCY

EQUIVALENT INPUT NOISE VOLTAGE vs COMMON-MODE INPUT VOLTAGE





Figure 31


EQUIVALENT INPUT NOISE VOLTAGE vs COMMON-MODE INPUT VOLTAGE



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005


TOTAL HARMONIC DISTORTION

TYPICAL CHARACTERISTICS




FREQUENCY $V_{DD} = \pm 2.5 \text{ V}$ $V_{O(PP)} = 4 V$ $R_L = 10 \text{ k}\Omega$ THD - Total Harmonic Distortion - % 0.1 $A_{V} = 100$ $A_{V} = 10$ 0.010 $A_V = 1$ 0.001 10 100 1k 10k 100k f - Frequency - Hz Figure 34

TOTAL HARMONIC DISTORTION PLUS NOISE vs PEAK-TO-PEAK SIGNAL AMPLITUDE




TOTAL HARMONIC DISTORTION PLUS NOISE vs
PEAK-TO-PEAK SIGNAL AMPLITUDE



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS





T_A - Free-Air Temperature - °C


Figure 40


V_{DD} – Supply Voltage – V


Figure 39


SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS












SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS












Figure 47

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

PARAMETER MEASUREMENT INFORMATION




Figure 49

APPLICATION INFORMATION

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 49. A minimum value of 20 Ω should work well for most applications.




Figure 50. Driving a Capacitive Load

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 51. Output Offset Voltage Model



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

APPLICATION INFORMATION

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 51).




Figure 52. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 53. 2-Pole Low-Pass Sallen-Key Filter

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

APPLICATION INFORMATION

shutdown function

Two members of the TLV246x family (TLV2460/3) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 0.3 μ A/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to $V_{DD}/2$. Therefore, when operating the device with split supply voltages (e.g. ± 2.5 V), the shutdown terminal needs to be pulled to $V_{DD}-$ (not GND) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figures 22, 23, 24, and 25. The amplifier is powered with a single 5-V supply and configured as a noninverting configuration with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and guad are listed in the data tables.

circuit layout considerations

To achieve the levels of high performance of the TLV246x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series
 inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
 thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
 the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at
 the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 53 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P_D = Maximum power dissipation of THS246x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 54. Maximum Power Dissipation vs Free-Air Temperature

SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 54 are generated using the TLV246x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Intergrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 55. Boyle Macromodels and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



TLV2460A-EP TLV2461A-EP TLV2462A-EP TLV2463A-EP TLV2464A-EP FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SGLS132C - AUGUST 2002 - REVISED OCTOBER 2005

macromodel information (continued)

subckt TLV_246Y 1 2 3 4 c1 11 c2 72 css 10 dc 70 de 54 dlp 90 dln 92 dp 4 egnd 99 fb 7 21.600E6 -1E3 1E3 22E6 ga 72 gcm 0 iss 74 hlim 90 j1 11 j2 12 r2 72 rd1 3 rd2 3	12	rp 3 71 8.9127 rss 10 99 10.610E6 rs1 6 4 1G rs2 6 4 1G rs3 6 4 1G rs4 6 4 1G s1 71 4 6 4 s1x s2 70 5 6 4 s1x s3 10 74 6 4 s1x s3 10 74 6 4 s1x s4 74 4 6 4 s2x vb 9 0 dc 0 vc 3 53 dc .7836 ve 54 4 dc .7436 vlim 7 8 dc 0 vlp 91 0 dc 117 vln 0 92 dc 117 .model dx D(Is=800.00E-18 Rs=1m Cjo=10p) .model jx1 NJF(Is=1.0000E-12 Beta=6.3239E-3 Vto=-1) .model sx VSWITCH(Roff=1E8 Ron=1.0 Voff=2.5 Von=0.5) .model sx VSWITCH(Roff=1E8 Ron=1.0 Voff=2.5 Von=0.5)

Figure 54. Boyle Macromodels and Subcircuit (Continued)







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV2462AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2462AM	Samples
TLV2462AQDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2462AE	Samples
TLV2464AMDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	V2464AME	Samples
TLV2464AMDREPG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	V2464AME	Samples
TLV2464AMPWREP	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2464AME	Samples
V62/03619-03XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2462AE	Samples
V62/03619-06XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2462AM	Samples
V62/03619-07YE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	V2464AME	Samples
V62/03619-07ZE	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2464AME	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2462A-EP, TLV2462A-EP-Q, TLV2464A-EP:

Catalog: TLV2462A, TLV2464A

Automotive: TLV2462A-Q1, TLV2462A-Q1, TLV2464A-Q1

■ Enhanced Product: TLV2462A-EP


Military: TLV2462AM


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

www.ti.com 23-Jul-2021


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2462AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2462AQDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2464AMDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2464AMPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2462AMDREP	SOIC	D	8	2500	340.5	336.1	25.0
TLV2462AQDREP	SOIC	D	8	2500	340.5	336.1	25.0
TLV2464AMDREP	SOIC	D	14	2500	340.5	336.1	32.0
TLV2464AMPWREP	TSSOP	PW	14	2000	853.0	449.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated