

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Diodes on Inputs Clamp Overshoot
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION

This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Diodes to V_{CC} have been added on the inputs to clamp overshoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DBB PACKAGE
(TOP VIEW)

| | | | |
|------------------|----|----|----------|
| 2Y2 | 1 | 80 | 1Y3 |
| 1Y2 | 2 | 79 | 2Y3 |
| GND | 3 | 78 | GND |
| 2Y1 | 4 | 77 | 1Y4 |
| 1Y1 | 5 | 76 | 2Y4 |
| V_{CC} | 6 | 75 | V_{CC} |
| A1 | 7 | 74 | 1Y5 |
| A2 | 8 | 73 | 2Y5 |
| GND | 9 | 72 | GND |
| A3 | 10 | 71 | 1Y6 |
| A4 | 11 | 70 | 2Y6 |
| GND | 12 | 69 | GND |
| A5 | 13 | 68 | 1Y7 |
| A6 | 14 | 67 | 2Y7 |
| V_{CC} | 15 | 66 | V_{CC} |
| A7 | 16 | 65 | 1Y8 |
| A8 | 17 | 64 | 2Y8 |
| GND | 18 | 63 | GND |
| A9 | 19 | 62 | 1Y9 |
| $\overline{OE1}$ | 20 | 61 | 2Y9 |
| $\overline{OE2}$ | 21 | 60 | 1Y10 |
| A10 | 22 | 59 | 2Y10 |
| GND | 23 | 58 | GND |
| A11 | 24 | 57 | 1Y11 |
| A12 | 25 | 56 | 2Y11 |
| V_{CC} | 26 | 55 | V_{CC} |
| A13 | 27 | 54 | 1Y12 |
| A14 | 28 | 53 | 2Y12 |
| GND | 29 | 52 | GND |
| A15 | 30 | 51 | 1Y13 |
| A16 | 31 | 50 | 2Y13 |
| GND | 32 | 49 | GND |
| A17 | 33 | 48 | 1Y14 |
| A18 | 34 | 47 | 2Y14 |
| V_{CC} | 35 | 46 | V_{CC} |
| 2Y18 | 36 | 45 | 1Y15 |
| 1Y18 | 37 | 44 | 2Y15 |
| GND | 38 | 43 | GND |
| 2Y17 | 39 | 42 | 1Y16 |
| 1Y17 | 40 | 41 | 2Y16 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SN74ALVCHS162830


1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES097H–APRIL 1997–REVISED SEPTEMBER 2004

FUNCTION TABLE

| INPUTS | | | OUTPUTS | |
|------------------|------------------|---|---------|-----|
| $\overline{OE1}$ | $\overline{OE2}$ | A | 1Yn | 2Yn |
| L | H | H | H | Z |
| L | H | L | L | Z |
| H | L | H | Z | H |
| H | L | L | Z | L |
| L | L | H | H | H |
| L | L | L | L | L |
| H | H | X | Z | Z |

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT | |
|------------------|--|--------------------|------|-----------------------|------|------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V | |
| V _I | Input voltage range ⁽²⁾ | | -0.5 | 4.6 | V | |
| V _O | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 | V _{CC} + 0.5 | V | |
| I _{IK} | Input clamp current | V _I < 0 | | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | | -50 | mA |
| I _O | Continuous output current | | | | ±50 | mA |
| | Continuous current through each V _{CC} or GND | | | | ±100 | mA |
| θ _{JA} | Package thermal impedance ⁽⁴⁾ | | | | 64 | °C/W |
| T _{stg} | Storage temperature range | | -65 | 150 | | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|--|-----|----------|------|
| V_{CC} | Supply voltage | | 2.3 | 3.6 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | |
| V_I | Input voltage | | 0 | V_{CC} | V |
| V_O | Output voltage | | 0 | V_{CC} | V |
| I_{OH} | High-level output current | $V_{CC} = 2.3 \text{ V}$ | | -6 | mA |
| | | $V_{CC} = 2.7 \text{ V}$ | | -8 | |
| | | $V_{CC} = 3 \text{ V}$ | | -12 | |
| I_{OL} | Low-level output current | $V_{CC} = 2.3 \text{ V}$ | | 6 | mA |
| | | $V_{CC} = 2.7 \text{ V}$ | | 8 | |
| | | $V_{CC} = 3 \text{ V}$ | | 12 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | | 10 | ns/V |
| T_A | Operating free-air temperature | | -40 | 85 | °C |

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74ALVCHS162830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES097H–APRIL 1997–REVISED SEPTEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|----------------------|--|-------------------------|-----------------------|--------------------|-----------------------|------|
| V _{IK} | I _I = -18 mA | 2.3 V | | | -1.2 | V |
| | I _I = 18 mA | 2.3 V | | | V _{CC} + 1.2 | |
| V _{OH} | I _{OH} = -100 µA | 2.3 V to 3.6 V | V _{CC} - 0.2 | | | V |
| | I _{OH} = -4 mA, V _{IH} = 1.7 V | 2.3 V | 1.9 | | | |
| | I _{OH} = -6 mA | V _{IH} = 1.7 V | 1.7 | | | |
| | | V _{IH} = 2 V | 2.4 | | | |
| | I _{OH} = -8 mA, V _{IH} = 2 V | 2.7 V | 2 | | | |
| | I _{OH} = -12 mA, V _{IH} = 2 V | 3 V | 2 | | | |
| V _{OL} | I _{OL} = 100 µA | 2.3 V to 3.6 V | 0.2 | | | V |
| | I _{OL} = 4 mA, V _{IL} = 0.7 V | 2.3 V | 0.4 | | | |
| | I _{OL} = 6 mA | V _{IL} = 0.7 V | 0.55 | | | |
| | | V _{IL} = 0.8 V | 0.55 | | | |
| | I _{OL} = 8 mA, V _{IL} = 0.8 V | 2.7 V | 0.6 | | | |
| | I _{OL} = 12 mA, V _{IL} = 0.8 V | 3 V | 0.8 | | | |
| I _I | V _I = V _{CC} or GND | 3.6 V | ±5 | | | µA |
| I _{I(hold)} | V _I = 0.7 V | 2.3 V | 45 | | | µA |
| | V _I = 1.7 V | 2.3 V | -45 | | | |
| | V _I = 0.8 V | 3 V | 75 | | | |
| | V _I = 2 V | 3 V | -75 | | | |
| | V _I = 0 to 3.6 V ⁽²⁾ | 3.6 V | ±500 | | | |
| I _{OZ} | V _O = V _{CC} or GND | 3.6 V | ±10 | | | µA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | 40 | | | µA |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 3 V to 3.6 V | 750 | | | µA |
| C _i | Control inputs | 3.3 V | 5.5 | | | pF |
| | Data inputs | | 7 | | | |
| C _o | Outputs | 3.3 V | 7.5 | | | pF |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$ | | UNIT |
|-----------|-----------------|----------------|---|-----|-------------------------|-----|---|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_{pd} | A | Y | 1.2 | 3.8 | | 4 | 1.7 | 3.5 | ns |
| t_{en} | \overline{OE} | Y | 1 | 5.7 | | 5.7 | 1 | 4.8 | ns |
| t_{dis} | \overline{OE} | Y | 1 | 4.9 | | 5.4 | 1.7 | 5.2 | ns |


OPERATING CHARACTERISTICS

$T_A = 25^\circ\text{C}$

| PARAMETER | | | TEST CONDITIONS | $V_{CC} = 2.5\text{ V}$ | $V_{CC} = 3.3\text{ V}$ | UNIT |
|-----------|--|----------------------|------------------------------------|-------------------------|-------------------------|------|
| | | | | TYP | TYP | |
| C_{pd} | Power dissipation capacitance per bit (two outputs switching) | All outputs enabled | $C_L = 0$, $f = 10\text{ MHz}$ | 49 | 53 | pF |
| | | All outputs disabled | | 6 | 7.5 | |



PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 2 $\times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |






VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V}$ AND $3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN74ALVCHS162830GR | ACTIVE | TSSOP | DBB | 80 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVCHS162830 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS



| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74ALVCHS162830GR | TSSOP | DBB | 80 | 2000 | 330.0 | 24.4 | 8.4 | 17.3 | 1.7 | 12.0 | 24.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ALVCHS162830GR | TSSOP | DBB | 80 | 2000 | 367.0 | 367.0 | 45.0 |

DBB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

80 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC : 80 Pin – MO-153 Variation FF
 100 Pin – MO-194 Variation BB

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated