


- **Input Resistance . . . 3 kΩ to 7 kΩ**
- **Input Signal Range . . . ±30 V**
- **Operate From Single 5-V Supply**
- **Built-In Input Hysteresis (Double Thresholds)**
- **Response Control that Provides:**
  - Input Threshold Shifting**
  - Input Noise Filtering**
- **Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28**
- **Fully Interchangeable With Motorola™ MC1489 and MC1489A**

SN55189, SN55189A . . . J OR W PACKAGE  
MC1489, MC1489A, SN75189, SN75189A  
D, N, OR NS† PACKAGE  
(TOP VIEW)




† The NS package is only available left-end taped and reeled.  
For SN75189, order SN75189NSR.

## description

These devices are monolithic low-power Schottky quadruple line receivers designed to satisfy the requirements of the standard interface between data-terminal equipment and data-communication equipment as defined by TIA/EIA-232-F. A separate response-control (CONT) terminal is provided for each receiver. A resistor or a resistor and bias-voltage source can be connected between this terminal and ground to shift the input threshold levels. An external capacitor can be connected between this terminal and ground to provide input noise filtering.

The SN55189 and SN55189A are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The MC1489, MC1489A, SN75189, and SN75189A are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55189, SN55189A . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Motorola is a trademark of Motorola, Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS


SLLS095D – SEPTEMBER 1973 – REVISED OCTOBER 1998

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, NS, and W packages.

## logic diagram (positive logic)



### **schematic (each receiver)**



	MC1489 SN55189 SN75189	MC1489A SN55189A SN75189A
R1	8.4 k $\Omega$	1.84 k $\Omega$

Resistor values shown are nominal.

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

Supply voltage, $V_{CC}$ (see Note 1) .....	10 V
Input voltage, $V_I$ .....	$\pm 30$ V
Output voltage, $I_O$ .....	20 mA
Continuous total power dissipation .....	See Dissipation Rating Table
Operating free-air temperature range, $T_A$ : SN55189, SN55189A .....	-55°C to 125°C
MC1489, MC1489A, SN75189, SN75189A .....	0°C to 70°C
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C
Case temperature for 60 seconds, FK package .....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J or W package .....	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D, N, or NS package .....	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ C$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ C$	$T_A = 70^\circ C$ POWER RATING	$T_A = 125^\circ C$ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	N/A
NS	625 mW	4.0 mW/°C	445 mW	N/A
W	1000 mW	8.0 mW/°C	640 mW	200 mW

‡ In the J package, SN55189 and SN55189A chips are either silver glass or alloy mounted.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.5	5	5.5	V
Input voltage, $V_I$	-25		25	V
High-level output current, $I_{OH}$			-0.5	mA
Low-level output current, $I_{OL}$			10	mA
Operating free-air temperature, $T_A$	0		70	°C

# MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SLLS095D – SEPTEMBER 1973 – REVISED OCTOBER 1998

**electrical characteristics over operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 1\%$  (unless otherwise noted)**

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	SN55189 SN55189A			MC1489, MC1489A SN75189 SN75189A			UNIT	
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
V <sub>IT+</sub> Positive-going input threshold voltage	1	'89	$T_A = 25^\circ\text{C}$	1	1.3	1.5	1	1.3	1.5	V
			$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$				0.9		1.6	
			$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	0.6		1.9				
		'89A	$T_A = 25^\circ\text{C}$	1.75	1.9	2.25	1.75	1.9	2.25	
			$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$				1.55		2.25	
			$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	1.30		2.65				
V <sub>IT-</sub> Negative-going input threshold voltage	1	'89, '89A	$T_A = 25^\circ\text{C}$	0.75	1.0	1.25	0.75	1.0	1.25	V
			$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$				0.65		1.25	
			$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	0.35		1.6				
V <sub>OH</sub> High-level output voltage	1	$V_I = 0.75 \text{ V}$ , $I_{OH} = -0.5 \text{ mA}$			2.6	4	5	2.6	4	V
		Input open, $I_{OH} = -0.5 \text{ mA}$			2.6	4	5	2.6	4	
V <sub>OL</sub> Low-level output voltage	1	$V_I = 3 \text{ V}$ , $I_{OL} = 10 \text{ mA}$			0.2	0.45		0.2	0.45	V
I <sub>IH</sub> High-level input current	2	$V_I = 25 \text{ V}$			3.6	8.3	3.6	8.3		mA
		$V_I = 3 \text{ V}$			0.43		0.43			
I <sub>IL</sub> Low-level input current	2	$V_I = -25 \text{ V}$			-3.6	-8.3	-3.6	-8.3		mA
		$V_I = -3 \text{ V}$			-0.43		-0.43			
I <sub>OS</sub> Short-circuit output current	3					-3		-3		mA
I <sub>CC</sub> Supply current	2	$V_I = 5 \text{ V}$ , Outputs open			20	26		20	26	mA


<sup>†</sup> All characteristics are measured with the response-control terminal open.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


## switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low- to high-level output	4	$R_L = 3.9 \text{ k}\Omega$		25	85	ns
		$R_L = 390 \Omega$		25	50	
		$R_L = 3.9 \text{ k}\Omega$		120	175	ns
		$R_L = 390 \Omega$		10	20	
t <sub>PHL</sub> Propagation delay time, high- to low-level output						
t <sub>TLH</sub> Transition time, low- to high-level output						
t <sub>THL</sub> Transition time, high- to low-level output						

## PARAMETER MEASUREMENT INFORMATION†




**Figure 1.**  $V_{IT+}$ ,  $V_{IT-}$ ,  $V_{OH}$ ,  $V_{OL}$



## Response Control Open

NOTE A:  $I_{CC}$  is tested for all four receivers simultaneously.

**Figure 2.**  $I_{IH}$ ,  $I_{II}$ ,  $I_{CC}$



**Figure 3. los**

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SLLS095D – SEPTEMBER 1973 – REVISED OCTOBER 1998

## PARAMETER MEASUREMENT INFORMATION




Figure 4. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS

SN65189, SN75189  
OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




Figure 5

SN65189A, SN75189A  
OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE







Figure 6


# MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SLLS095D – SEPTEMBER 1973 – REVISED OCTOBER 1998

## TYPICAL CHARACTERISTICS<sup>†</sup>



NOTE A: Maximum amplitude of a positive-going pulse that, starting from 0 V, will not cause a change in the output level.



NOTE A: Maximum amplitude of a positive-going pulse that, starting from 0 V, will not cause a change in the output level.

<sup>†</sup> Data for free-air temperatures below 0°C and above 70°C are applicable to SN55189 and SN55189A circuits only.

TYPICAL CHARACTERISTICS




Figure 11

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86888022A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-86888022A SNJ55189AFK	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
5962-8688802CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8688802CA SNJ55189AJ	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
5962-8688802DA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8688802DA SNJ55189AW	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
MC1489AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC1489AN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
MC1489N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC1489N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
MC1489NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC1489N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN55189AJ	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55189AJ	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189A	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189A	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189A	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75189AN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189A	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189ANSRG4	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189A	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		A189A	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75189N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN75189NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75189	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ55189AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86888022A SNJ55 189AFK	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SNJ55189AJ	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8688802CA SNJ55189AJ	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SNJ55189AW	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8688802DA SNJ55189AW	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN55189A, SN75189A :**


- Catalog : [SN75189A](#)
- Military : [SN55189A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75189ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75189ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75189ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75189APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN75189DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75189NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75189ADR	SOIC	D	14	2500	340.5	336.1	32.0
SN75189ADR	SOIC	D	14	2500	853.0	449.0	35.0
SN75189ANSR	SO	NS	14	2000	853.0	449.0	35.0
SN75189APWR	TSSOP	PW	14	2000	853.0	449.0	35.0
SN75189DR	SOIC	D	14	2500	853.0	449.0	35.0
SN75189NSR	SO	NS	14	2000	853.0	449.0	35.0


**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-86888022A	FK	LCCC	20	1	506.98	12.06	2030	NA
MC1489AN	N	PDIP	14	25	506	13.97	11230	4.32
MC1489N	N	PDIP	14	25	506	13.97	11230	4.32
MC1489NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN75189AD	D	SOIC	14	50	506.6	8	3940	4.32
SN75189AD	D	SOIC	14	50	507	8	3940	4.32
SN75189AN	N	PDIP	14	25	506	13.97	11230	4.32
SN75189AN	N	PDIP	14	25	506	13.97	11230	4.32
SN75189D	D	SOIC	14	50	506.6	8	3940	4.32
SN75189N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ55189AFK	FK	LCCC	20	1	506.98	12.06	2030	NA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL-STD 1835 GDFP1-F14

# GENERIC PACKAGE VIEW

**J 14**


**CDIP - 5.08 mm max height**

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4040083-5/G




# PACKAGE OUTLINE

J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

## NOTES:


1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

# EXAMPLE BOARD LAYOUT



J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE




LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE: 5X



4214771/A 05/2017

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.




C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.

D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.

E Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE

Example Board Layout  
(Note C)Stencil Openings  
(Note D)Example  
Non Soldermask Defined PadExample  
Pad Geometry  
(See Note C)Example  
Solder Mask Opening  
(See Note E)


4211283-3/E 08/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.




C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE

Example Board Layout  
(Note C)Stencil Openings  
(Note D)Example  
Non Soldermask Defined PadExample  
Pad Geometry  
(See Note C)Example  
Solder Mask Opening  
(See Note E)

4211284-2/G 08/15


## NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## N (R-PDIP-T\*\*)

16 PINS SHOWN


## PLASTIC DUAL-IN-LINE PACKAGE



FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a metal lid.  
 D. Falls within JEDEC MS-004


4040140/D 01/11

## MECHANICAL DATA

NS (R-PDSO-G\*\*)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated