

LMH32401 500MHz 可编程增益、差分输出跨阻放大器


1 特性

- 集成的可编程增益：2k Ω 或 20k Ω
- 性能：增益 = 2k Ω 、 $C_{PD} = 1\text{pF}$:
 - 带宽：500MHz
 - 输入参考噪声：250nA_{RMS}
 - 上升、下降时间：0.7ns
- 性能：增益 = 20k Ω 、 $C_{PD} = 1\text{pF}$:
 - 带宽：250MHz
 - 输入参考噪声：49nA_{RMS}
 - 上升、下降时间：1.25ns
- 集成式环境光消除
- 集成式 100mA 保护钳位
- 集成式输出多路复用器
- 宽输出摆幅：1.5V_{PP}
- 静态电流：30mA
- 温度范围：-40 至 +125 $^{\circ}\text{C}$

2 应用

- 机械扫描激光雷达
- 固态扫描激光雷达
- 激光测距仪
- 光学 ToF 位置传感器
- 无人机视觉
- 工业机器人激光雷达
- 移动机器人激光雷达
- 扫地机器人激光雷达

简化框图



3 说明

LMH32401 是一款可编程增益、单端、输入转差分输出跨阻放大器，适用于光探测和测距 (LIDAR) 应用 和 激光测距系统。可以为 LMH32401 配置 2k Ω 或 20k Ω 增益。LMH32401 具有 1.5V_{PP} 的输出摆幅，可驱动 100 Ω 负载。

LMH32401 集成了一个 100mA 钳位，可以为放大器提供保护并允许器件迅速从过载输入状况中恢复。

LMH32401 还具有一个集成式环境光消除电路，可取代光电二极管与放大器之间的交流耦合，从而节省布板空间和系统成本。当需要直流耦合时，可以禁用环境光消除电路。


当不使用放大器时，可以使用 $\overline{\text{EN}}$ 引脚将 LMH32401 置于低功耗模式，以节省能源。将放大器置于低功耗模式会使其输出引脚进入高阻抗状态。此功能允许多个 LMH32401 放大器多路复用到单个 ADC 中， $\overline{\text{EN}}$ 控制引脚将用作多路复用器选择功能。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LMH32401	VQFN (16)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。

输出噪声密度 (增益 = 20k Ω)



D001



目录

1	特性	1	7.3	Feature Description	15
2	应用	1	7.4	Device Functional Modes	17
3	说明	1	8	Application and Implementation	18
4	修订历史记录	2	8.1	Application Information	18
5	Pin Configuration and Functions	3	8.2	Typical Application	20
6	Specifications	4	9	Power Supply Recommendations	22
6.1	Absolute Maximum Ratings	4	10	Layout	23
6.2	ESD Ratings	4	10.1	Layout Guidelines	23
6.3	Recommended Operating Conditions	4	10.2	Layout Example	23
6.4	Thermal Information	4	11	器件和文档支持	24
6.5	Electrical Characteristics: Gain = 2 kΩ	5	11.1	器件支持	24
6.6	Electrical Characteristics: Gain = 20 kΩ	6	11.2	文档支持	24
6.7	Electrical Characteristics: Both Gains	7	11.3	接收文档更新通知	24
6.8	Electrical Characteristics: Logic Threshold and Switching Characteristics	9	11.4	社区资源	24
6.9	Typical Characteristics	10	11.5	商标	24
7	Detailed Description	14	11.6	静电放电警告	24
7.1	Overview	14	11.7	Glossary	24
7.2	Functional Block Diagram	14	12	机械、封装和可订购信息	25


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019 年 10 月	*	初始发行版。

5 Pin Configuration and Functions

RGT Package
16-Pin VQFN With Exposed Thermal Pad
Top View



Not to scale

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
$\overline{\text{EN}}$	6	I	Device enable pin. $\overline{\text{EN}}$ = logic low = normal operation (default) ⁽¹⁾ ; $\overline{\text{EN}}$ = logic high = power off mode.
GAIN	16	I	Gain setting. GAIN = low = 2 k Ω (default) ⁽¹⁾ ; GAIN = high = 20 k Ω .
GND	1, 7	I	Amplifier ground.
$\overline{\text{IDC_EN}}$	5	I	Ambient light cancellation loop enable. $\overline{\text{IDC_EN}}$ = logic low = enable DC cancellation (default) ⁽¹⁾ ; $\overline{\text{IDC_EN}}$ = logic high = disable DC cancellation.
IN	3	I	Transimpedance amplifier input.
NC	4, 8, 13, 15	—	No connect
OUT-	11	O	Inverting amplifier output. When light is incident on the photodiode the output pin transitions in a negative direction from the no light condition.
OUT+	10	O	Noninverting amplifier output. When light is incident on the photodiode the output pin transitions in a positive direction from the no light condition.
VDD1	2	I	Positive power supply for the transimpedance amplifier stage.
VDD2	14	I	Positive power supply for the differential amplifier stage. Tie VDD1 and VDD2 to the same power supply with independent power-supply bypassing.
VOCM	12	I	Differential amplifier common-mode output setting.
VOD	9	I	Differential amplifier differential output offset setting.
Thermal pad		—	Connect the thermal pad to GND or the most negative power supply of the device under test (DUT).

(1) TI recommends driving a digital pin with a low-impedance source rather than leaving the pin floating because fast-moving transients can couple into the pin and inadvertently change the logic level.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD1} , V _{DD2}	Total supply voltage, V _{DD} ⁽²⁾		3.55	V
	Voltage at output pins	-1	V _{DD} + 1	V
	Voltage at logic pins	-1	V _{DD} + 1	V
I _{IN}	Continuous current into IN		25	mA
I _{OUT}	Continuous output current		25	mA
T _J	Junction temperature		150	°C
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) VDD1 and VDD2 should always be tied to the same supply and have separate power-supply bypass capacitors.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Total supply voltage	3	3.3	3.45	V
T _A	Operating free-air temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMH32401	UNIT
		RGT (VQFN)	
		12 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	56.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	67	°C/W
R _{θJB}	Junction-to-board thermal resistance	31.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	3.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	31.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	15.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics: Gain = 2 kΩ

$V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$, $GAIN = 0\text{ V}$, $\overline{IDC_EN} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 100\text{ mV}_{PP}$		500		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 1\text{ V}_{PP}$		475		MHz
t_R, t_F	Rise and fall time	$V_{OUT} = 100\text{ mV}_{PP}$, Pulse width = 10 ns		0.7		ns
	Slew rate ⁽²⁾	$V_{OUT} = 1\text{ V}_{PP}$, Pulse width = 10 ns		1100		V/ μs
	Overload recovery time (1% settling)	$I_{IN} = 100\text{ mA}$, Pulse width = 10 ns		5		ns
	Overload pulse extension ⁽³⁾	$I_{IN} = 100\text{ mA}$, Pulse width = 10 ns		4		ns
i_{IN}	Integrated input current noise	$f = 500\text{ MHz}$		250		nA _{RMS}
DC PERFORMANCE						
Z_{21}	Small-signal transimpedance gain ⁽⁴⁾		1.75	2	2.25	kΩ
V_{OD}	Differential output offset voltage ($V_{OUT-} - V_{OUT+}$)		-12	3.5	12	mV
$\Delta V_{OD}/\Delta T_A$	Differential output offset voltage drift			4.5		$\mu\text{V}/^\circ\text{C}$
INPUT PERFORMANCE						
V_{IN}	Default input bias voltage	Input pin floating	2.42	2.47	2.52	V
$\Delta V_{IN}/\Delta T_A$	Default input bias voltage drift	Input pin floating		1.1		mV/ $^\circ\text{C}$
I_{IN}	DC input current range	$Z_{21} < 3\text{-dB degradation from } I_{IN} = 50\ \mu\text{A}$	600	705		μA

- (1) Input capacitance of photodiode.
- (2) Average of rising and falling slew rate.
- (3) Pulse width extension measured at 50% of pulse height of a square wave.
- (4) Gain measured at the amplifier output pins when driving a 100-Ω resistive load. At higher resistor loads the gain increases.

6.6 Electrical Characteristics: Gain = 20 kΩ

$V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$, $GAIN = 3.3\text{ V}$, $\overline{IDC_EN} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 100\text{ mV}_{PP}$		250		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 1\text{ V}_{PP}$		250		MHz
t_R, t_F	Rise and fall time	$V_{OUT} = 100\text{ mV}_{PP}$, Pulse width = 10 ns		1.25		ns
	Slew rate ⁽²⁾	$V_{OUT} = 1\text{ V}_{PP}$, Pulse width = 10 ns		700		V/ μs
	Overload recovery time (1% settling)	$I_{IN} = 100\text{ mA}$, Pulse width = 10 ns		9		ns
	Overload pulse extension ⁽³⁾	$I_{IN} = 100\text{ mA}$, Pulse width = 10 ns		4		ns
i_{IN}	Integrated input current noise	$f = 250\text{ MHz}$		49		nA _{RMS}
DC PERFORMANCE						
Z_{21}	Small-signal transimpedance gain ⁽⁴⁾		17	20	22.5	kΩ
V_{OD}	Differential output offset voltage ($V_{OUT-} - V_{OUT+}$)		-15	5	15	mV
$\Delta V_{OD}/\Delta T_A$	Differential output offset voltage			±17.5		$\mu\text{V}/^\circ\text{C}$
INPUT PERFORMANCE						
V_{IN}	Default input bias voltage	Input pin floating	2.42	2.47	2.52	V
$\Delta V_{IN}/\Delta T_A$	Default input bias voltage drift	Input pin floating		1.1		mV/ $^\circ\text{C}$
I_{IN}	DC input current range	$Z_{21} < 3\text{-dB degradation from } I_{IN} = 5\ \mu\text{A}$	60	72		μA

- (1) Input capacitance of photodiode.
- (2) Average of rising and falling slew rate.
- (3) Pulse width extension measured at 50% of pulse height of a square wave.
- (4) Gain measured at the amplifier output pins when driving a 100-Ω resistive load. At higher resistor loads the gain increases.

6.7 Electrical Characteristics: Both Gains

$V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$, $\text{GAIN} = 0\text{ V} / 3.3\text{ V}$, $\overline{\text{IDC_EN}} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT PERFORMANCE						
V_{OH}	Single-sided output voltage swing (high) ⁽²⁾	$T_A = 25^\circ\text{C}$	2.87	2.9		V
V_{OL}	Single-sided output voltage swing (low) ⁽²⁾	$T_A = 25^\circ\text{C}$		0.36	0.39	V
I_{OUT}	Linear output drive (sink and source)	$T_A = 25^\circ\text{C}$, $I_{IN} = 50\ \mu\text{A}$, Gain = 20 k Ω , $R_L = 25\ \Omega$	24	26.6	32	mA
		$T_A = -40^\circ\text{C}$, $I_{IN} = 50\ \mu\text{A}$, Gain = 20 k Ω , $R_L = 25\ \Omega$		27.1		
		$T_A = 125^\circ\text{C}$, $I_{IN} = 50\ \mu\text{A}$, Gain = 20 k Ω , $R_L = 25\ \Omega$		25.1		
I_{SC}	Output short-circuit current (differential) ⁽³⁾			70		mA
Z_{OUT}	DC output impedance (amplifier enabled)	Differential impedance	18	21	24	Ω
Z_{OUT}	DC output impedance in shutdown	Differential impedance	2.8	3.3		k Ω
OUTPUT COMMON-MODE CONTROL (V_{OCM}) PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OCM} = 100\text{ mV}_{PP}$ at V _{OCM} pin		285		MHz
LSBW	Large-signal bandwidth	$V_{OCM} = 1\text{ V}_{PP}$ at V _{OCM} pin		100		MHz
e_N	Output common-mode noise	$f = 10\text{ MHz}$, 1-nF capacitor to GND on V _{OCM} pin		17.8		nV/ $\sqrt{\text{Hz}}$
A_V	Gain, ($\Delta V_{OCM}/\Delta V_{OCM}$)	IN floating, V _{OCM} = 1.1 V (driven)		1		V/V
	Gain error	$T_A = 25^\circ\text{C}$, V _{OCM} = 0.7 V to 2.3 V	-2%	0.5%	2%	
		$T_A = -40^\circ\text{C}$ to 125°C , V _{OCM} = 0.7 V to 2.3 V		±1%		
	Input impedance			17		k Ω
V _{OCM}	V _{OCM} pin default offset from 1.1 V	V _{OCM} floating, (V _{OCM} measured - 1.1 V)	-2.5	6.5	15	mV
	V _{OCM} error vs Input current [1- (V _{OCM} @ 50 μA /V _{OCM} @ 5 μA)]	$I_{IN} = 5\ \mu\text{A}$, 50 μA (Gain = 20 k Ω), V _{OCM} = 1.1 V (driven)	-0.05 %	0.01%	0.05%	
V _{OCM}	Output common-mode voltage, $(V_{OUT+} + V_{OUT-})/2$	$T_A = 25^\circ\text{C}$, V _{OCM} pin floating	1.05	1.1	1.15	V
	Output common-mode voltage drift, ($\Delta V_{OCM}/\Delta T_A$)	$T_A = -40^\circ\text{C}$ to 125°C , V _{OCM} pin floating		70		$\mu\text{V}/^\circ\text{C}$
V _{OCM}	Output common-mode voltage, $(V_{OUT+} + V_{OUT-})/2$	$T_A = 25^\circ\text{C}$, V _{OCM} pin driven to 1.1 V	1.05	1.1	1.15	V
	Output common-mode voltage drift, ($\Delta V_{OCM}/\Delta T_A$)	$T_A = -40^\circ\text{C}$ to 125°C , V _{OCM} pin driven to 1.1 V		-14		$\mu\text{V}/^\circ\text{C}$

(1) Input capacitance of photodiode.

(2) Output levels achieved by adjusting V_{OCM}, V_{OD}, and input current.

(3) Device cannot withstand continuous short-circuit between the differential outputs.

Electrical Characteristics: Both Gains (continued)

$V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$, $GAIN = 0\text{ V} / 3.3\text{ V}$, $\overline{IDC_EN} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT DIFFERENTIAL OFFSET (V_{OD}) PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OD} = 100\text{ mV}_{PP}$ at VOD pin		45		MHz
LSBW	Large-signal bandwidth	$V_{OD} = 1\text{ V}_{PP}$		19.5		MHz
V_{OS_D}	Differential output offset, $V_{OUT} = (V_{OUT-} - V_{OUT+})$	IN floating, VOD = 0.5 V	490	510	530	mV
	Differential output offset drift, $\Delta V_{OS_D} / \Delta T_A$	IN floating, VOD = 0.5 V		0.03		mV/°C
V_{OS_D}	Differential output offset, $V_{OUT} = (V_{OUT-} - V_{OUT+})$	IN floating, VOD floating	490	510	530	mV
	Differential output offset drift, $\Delta V_{OS_D} / \Delta T_A$	IN floating, VOD floating		0.04		mV/°C
A_V	Gain, $(\Delta V_{OUT} / \Delta V_{OD})$, where $V_{OUT} = (V_{OUT-} - V_{OUT+})$	IN floating, $V_{OCM} = 1.1\text{ V}$ (driven)		1.01		V/V
	Gain error	$T_A = 25^\circ\text{C}$, VOD = 0 V to 1.2 V	-5%	$\pm 0.8\%$	5%	
		$T_A = -40^\circ\text{C}$ to 125°C , VOD = 0 V to 1.2 V			$\pm 1.5\%$	
	Input impedance			2.5		k Ω
AMBIENT LIGHT CANCELLATION PERFORMANCE ($IDC_EN = 0\text{ V}$) ⁽⁴⁾						
	Settling time (1% (2 mV) of settled V_{OS})	$I_{IN} = 0\ \mu\text{A} \rightarrow 100\ \mu\text{A}$, GAIN = 2 k Ω		18		μs
		$I_{IN} = 0\ \mu\text{A} \rightarrow 10\ \mu\text{A}$, GAIN = 20 k Ω		3		
		$I_{IN} = 100\ \mu\text{A} \rightarrow 0\ \mu\text{A}$, GAIN = 2 k Ω		21		
		$I_{IN} = 10\ \mu\text{A} \rightarrow 0\ \mu\text{A}$, GAIN = 20 k Ω		12		
	Ambient light current cancellation range	Differential output offset ($V_{OUT-} - V_{OUT+}$) shift from $I_{DC} = 10\ \mu\text{A} < \pm 10\text{ mV}$	2	3		mA
POWER SUPPLY						
I_Q	Quiescent current, total	$T_A = 25^\circ\text{C}$	24	28.9	33.5	mA
		$T_A = 125^\circ\text{C}$		32		
		$T_A = -40^\circ\text{C}$		27		
PSRR+	Positive power-supply rejection ratio, $V_{DD1} = V_{DD2}$		54	66		dB
SHUTDOWN						
I_Q	Disabled quiescent current ($\overline{EN} = V_{DD}$)	$T_A = 25^\circ\text{C}$	2.6	3.2	3.8	mA
		$T_A = -40^\circ\text{C}$		2.3		
		$T_A = 125^\circ\text{C}$		5.2		
	Disable pin input bias current	$T_A = 25^\circ\text{C}$		65	80	μA

(4) Enabling the ambient light cancellation loop adds noise to the system.

6.8 Electrical Characteristics: Logic Threshold and Switching Characteristics

$V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{Open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$, $\text{GAIN} = 0\text{ V} / 3.3\text{ V}$, $\overline{\text{IDC_EN}} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC THRESHOLD PERFORMANCE					
High gain enable, threshold voltage	Amplifier in high gain above this voltage		1.8	2	V
Low gain enable, threshold voltage	Amplifier in low gain below this voltage	0.8	1		V
\overline{EN} control, disable threshold voltage	Amplifier disabled above this voltage		1.8	2	V
\overline{EN} control, enable threshold voltage	Amplifier enabled below this voltage	0.8	1		V
$\overline{\text{IDC_EN}}$ control, disable threshold voltage	Ambient light cancellation loop disabled above this voltage		1.8	2	V
$\overline{\text{IDC_EN}}$ control, enable threshold voltage	Ambient light cancellation loop enabled below this voltage	0.8	1		V
GAIN CONTROL TRANSIENT PERFORMANCE					
High gain to low gain transition-time, (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (Initial condition), $I_{DC} = 0\ \mu\text{A}$		90		ns
Low gain to high gain transition-time, (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (Final condition), $I_{DC} = 0\ \mu\text{A}$		750		ns
High gain to low gain transition-time, (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (Initial condition), $I_{DC} = 100\ \mu\text{A}$		4		μs
Low gain to high gain transition-time, (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (Final condition), $I_{DC} = 100\ \mu\text{A}$		4		μs
PD CONTROL TRANSIENT PERFORMANCE					
Enable transition-time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, $\text{GAIN} = 2\text{ k}\Omega$		125		ns
Disable transition-time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, $\text{GAIN} = 2\text{ k}\Omega$		3		ns
Enable transition-time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, $\text{GAIN} = 20\text{ k}\Omega$		850		ns
Disable transition-time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, $\text{GAIN} = 20\text{ k}\Omega$		3		ns
Enable transition-time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, $\text{GAIN} = 2\text{ k}\Omega$		10		μs
Disable transition-time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, $\text{GAIN} = 20\text{ k}\Omega$		3.5		ns
Enable transition-time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, $\text{GAIN} = 20\text{ k}\Omega$		4		μs
Disable transition-time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, $\text{GAIN} = 2\text{ k}\Omega$		3		ns

(1) Input capacitance of photodiode

6.9 Typical Characteristics

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$ (enabled), $\overline{IDC_EN} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT-), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 1. Output Noise Density vs Frequency




图 2. Output Noise Density vs Frequency




图 3. Integrated Output Noise vs Frequency




图 4. Integrated Output Noise vs Frequency




图 5. Output Noise Density vs Frequency Over Input DC Current




图 6. Output Noise Density vs Frequency Over Input DC Current

Typical Characteristics (接下页)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT-), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 7. Integrated Output Noise vs Frequency Over Input DC Current




图 8. Integrated Output Noise vs Frequency Over Input DC Current




图 9. Output Noise Density vs Frequency Over Input DC Current




图 10. Output Noise Density vs Frequency Over Input DC Current




图 11. Integrated Output Noise vs Frequency Over Input DC Current




图 12. Integrated Output Noise vs Frequency Over Input DC Current

ADVANCE INFORMATION

Typical Characteristics (接下页)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$ (enabled), $\overline{IDC_EN} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between $OUT+$ and $OUT-$), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 13. Bandwidth vs Photodiode Capacitance




图 14. Transimpedance Gain vs Input Signal Current




图 15. Transimpedance Gain vs Input Signal Current




图 16. Pulse Response Over Input Signal Current




图 17. Pulse Response Over Input Signal Current





图 18. Ambient Light Cancellation Loop Settling Time Over Input DC Current


Typical Characteristics (接下页)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$ (enabled), $\overline{IDC_EN} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between $OUT+$ and $OUT-$), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Gain = 20 k Ω , \overline{EN} toggles from disable \rightarrow enable at $t = 30\text{ ns}$

图 19. Ambient Light Cancellation Loop Settling Time Over Input DC Current




Gain = 2 k Ω , $\overline{IDC_EN} = \text{high}$, $V_{OD} = 0\text{ V}$, $V_{OCM} = 1\text{ V}$

图 20. Amplifier Enable Settling Time




Gain = 20 k Ω , $\overline{IDC_EN} = \text{high}$, $V_{OD} = 0\text{ V}$, $V_{OCM} = 1\text{ V}$

图 21. Amplifier Enable Settling Time



Gain = 2 k Ω , $\overline{IDC_EN} = \text{high}$, $V_{OD} = 0\text{ V}$, $V_{OCM} = 1\text{ V}$

图 22. Amplifier Disable Settling Time Over Input DC Current



Gain = 20 k Ω , $\overline{IDC_EN} = \text{high}$, $V_{OD} = 0\text{ V}$, $V_{OCM} = 1\text{ V}$

图 23. Amplifier Disable Settling Time Over Input DC Current

ADVANCE INFORMATION

7.3 Feature Description

7.3.1 Switched Gain Transimpedance Amplifier

The LMH32401 features a programmable gain transimpedance amplifier (TIA) stage followed by a fixed-gain, single-ended input to differential output amplifier stage. The closed-loop bandwidth and noise of a TIA are affected by the transimpedance gain and photodiode capacitance. For a given value of photodiode capacitance, the LMH32401 has higher bandwidth in its low-gain configuration compared to the high-gain configuration. Increasing the gain of the TIA stage by a factor of X increases the output signal by a factor X but the noise contribution from the resistor only increases by \sqrt{X} . The input-referred noise density of the low-gain configuration is therefore higher than the input-referred noise density of the high-gain configuration.

The TIA stage is followed by a buffer stage that level shifts the TIA DC offset from 2.6 V (approximately) to 1.65 V ($V_{DD} = 3.3$ V). The importance of the level-shift buffer stage is explained in subsequent sections.

The gain of the TIA stage is controlled by the GAIN pin. Setting this pin low places the TIA in its low-gain configuration, whereas setting the pin high places the TIA in a high-gain configuration. The LMH32401 defaults to its high-gain configuration when the GAIN pin is left floating.

7.3.2 Clamping and Input Protection

The LMH32401 is configured to work with PDs whose anode is tied to a large negative voltage with its cathode tied to the amplifier input. In this configuration, the PD sinks a current when light is incident. Stray reflections from nearby objects with high reflectivity can produce large output current pulses from the PD. The linear input range of the LMH32401 is approximately 65 μ A in the high-gain configuration and 650 μ A in the low-gain configuration. Input currents in excess of the linear current range cause the internal nodes of the amplifier to saturate, which increases the amplifier recovery time. The end result is a broadening of the output pulse leading to blind zones in the system. To protect against this condition, the LMH32401 features an integrated clamp that absorbs and diverts the excess current to the positive supply (V_{DD1}) when the amplifier detects its nodes entering a saturated condition. The integrated clamp minimizes the pulse extension to less than 3 ns for input pulses up to 100 mA. The power-supply pins (V_{DD1} and V_{DD2}) must each have their own bypass capacitors to prevent large input pulses from affecting the differential output stage. When the amplifier is in low-power mode, the clamp circuitry is still active, thereby protecting the TIA input.

7.3.3 ESD Protection

All LMH32401 pins have an internal electrostatic discharge (ESD) protection diode to the positive and negative supply rails to protect the amplifier from ESD events.

7.3.4 Differential Output Stage

The differential output stage of the LMH32401 performs two functions that are common across all differential amplifiers. This stage:

1. Converts the single-ended output from the TIA stage to a differential output
2. Performs a common-mode output shift to match the specified ADC input common-mode voltage

The differential output stage has two 10- Ω series resistors on its output to isolate the amplifier output stage transistors from the package bond-wire inductance and printed circuit board (PCB) capacitance. The net gain of the LMH32401 (TIA + output stage) is 2 k Ω (low gain) and 20 k Ω (high gain) when driving an external 100- Ω resistor. When the external load resistor is increased above 100 Ω , the effective gain from the IN pin to the differential output pin increases. Consequently, when the external load resistor is decreased to less than 100 Ω , the effective gain from the IN pin to the differential output pin decreases as a result of the larger voltage drop across the two internal 10- Ω resistors. When there is no load resistor between the OUT+ and OUT– pins, the effective TIA gain is 2.4 k Ω and 24 k Ω in the low- and high-gain configurations, respectively.


Feature Description (接下页)

The output common-mode voltage of the LMH32401 can be set externally through the V_{OCM} pin. A resistor divider internal to the amplifier, between V_{DD2} and ground sets the default voltage to 1.1 V. The internal resistors generate common-mode noise that is typically rejected by the CMRR of the subsequent ADC stage. To maximize the amplifier SNR, place an external noise bypass capacitor to ground on the V_{OCM} pin. In single-ended signal chains, such as ToF systems that use time-to-digital converters (TDCs), only a single output of the LMH32401 is needed. In such situations, terminate the unused differential output in the same manner as the used output to maintain balance and symmetry. The signal swing of the single-ended output is half the available differential output swing. Additionally, the common-mode noise of the output stage, which is typically rejected by the differential input ADC, is now added to the total noise, further degrading SNR.

The output stage of the LMH32401 has an additional V_{OD} input that sets the differential output between OUT₋ and OUT₊. When the photodiode output current is zero and the V_{OD} input is set to 0 V, as shown in 图 24, each output pin of the LMH32401 is at the voltage set by the V_{OCM} pin (default = 1.1 V). When the V_{OD} pin is driven to a voltage of X volts, the two output pins are separated by X volts when the photodiode current is zero. The average voltage is still equal to V_{OCM}. For example, if V_{OCM} is set to 1.1 V and V_{OD} is set to 0.4 V, as shown in 图 25, then OUT₋ = 1.1 V + 0.2 V = 1.3 V and OUT₊ = 1.1 V - 0.2 V = 0.9 V.

The V_{OD} output offset feature is included in the LMH32401 because the output current of a photodiode is unipolar. Depending on the reverse bias configuration, the photodiode can either sink or source current, but cannot do both at the same time. With the anode connected to a negative bias and the cathode connected to the TIA stage input, the photodiode can only sink current, which implies that the TIA stage output swings in a positive direction above its default input bias voltage. Subsequently, OUT₋ only swings below V_{OCM} and OUT₊ only swings above V_{OCM}. With V_{OD} = 0 V, the LMH32401 only uses half its output swing range (V_{OUT} = V_{OUT+} - V_{OUT-}) as shown in 图 24, because one output never swings below V_{OCM} and the other output never goes above V_{OCM}. The signal dynamic range in this case is 0.4 V_{PP} - 0 V = 0.4 V_{PP}.

The V_{OD} pin voltage allows OUT₋ to be level-shifted above V_{OCM} and OUT₊ to be level-shifted below V_{OCM}, as shown in 图 25, to maximize the output swing capabilities of the amplifier. The signal dynamic range in this case is 0.4 V_{PP} - (-0.4 V_{PP}) = 0.8 V_{PP}.



When the LMH32401 drives a 100-Ω load, the voltage set at the V_{OD} pin is equal to the differential output offset (V_{OUT} = V_{OUT+} - V_{OUT-}) when the input signal current is zero. Use 公式 1 to calculate the differential output offset under other load conditions.

$$V_{OD} = 1.2 \times VOD \times \frac{R_L}{(R_L \times 20 \Omega)}, \text{ where}$$

where

- V_{OD} = Voltage applied at pin 9
- V_{OUT} = (V_{OUT-} - V_{OUT+})
- R_L = External load resistance

(1)

7.4 Device Functional Modes

7.4.1 Ambient Light Cancellation Mode

The LMH32401 has an integrated DC cancellation loop that can be used to cancel any voltage offsets resulting from ambient light. The DC cancellation loop is enabled by setting $\overline{\text{IDC_EN}}$ low. The cancellation loop senses the low-frequency DC offset at the output of the TIA and compares this offset against an internal reference voltage. If the photodiode produces a DC output current resulting from ambient light, the output of the level-shift buffer stage is offset from the reference voltage. The cancellation loop detects this offset and produces an output DC current that cancels the photodiode output current. The loop has a high-pass cutoff frequency of 100 kHz. The ambient light cancellation loop is disabled when the amplifier is placed in power-down mode.

The shot noise current introduced by the DC cancellation loop increases the overall amplifier noise, so if the ambient light level is negligible, disable the loop to improve SNR. The cancellation loop helps save PCB space and system costs by eliminating the need for external AC coupling passive components. Additionally, the extra trace inductance and PCB capacitance introduced by using external AC coupling components degrades the LMH32401 dynamic performance.

7.4.2 Power-Down Mode (Multiplexer Mode)

The LMH32401 can be placed in low-power mode by setting $\overline{\text{EN}}$ high, which helps in saving system power. Enabling low-power mode puts the outputs of the internal amplifiers in the LMH32401, including the differential outputs, in a high-impedance state. If a system consists of several photodiode and amplifier channels multiplexed to a single ADC channel, this device feature eliminates the need for a discrete high-speed multiplexer, further saving board space and cost. The disabled channel outputs are not an ideal open circuit so as the number of multiplexed channels increases the disabled channels begin to load down the enabled channel. Multiplexing more than four channels in parallel degrades the performance of the enabled channel. When the amplifier is in its low-power mode, the clamp circuitry is still active thereby protecting the TIA input. The ambient light cancellation loop is disabled when the amplifier is placed in power-down mode. When the LMH32401 is brought out of power-down operation the ambient light cancellation loop requires several time constants to settle. The time constant is based on the 100-kHz cutoff frequency of the loop.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The differential outputs of the LMH32401 can directly drive a high-speed differential input ADC. When driving an ADC with a 100-Ω differential input impedance, as shown in 图 26 ($R_{ADC_IN} = 50 \Omega$), the effective signal gain between the TIA input and the ADC input is 2 kΩ or 20 kΩ depending on the gain configuration. 公式 2 gives the effective signal gain between the TIA input and the ADC input when driving an ADC with any other value of differential input impedance ($R_{ADC_IN} \neq 50 \Omega$).




图 26. LMH32401 to ADC Interface

$$A_V = 2 \text{ k}\Omega \text{ (or } 20 \text{ k}\Omega) \times 1.2 \times \frac{2 \times R_{ADC_IN}}{(2 \times R_{ADC_IN} + 20 \Omega)}, \text{ where}$$

where

- A_V = Differential gain from the TIA input to the ADC input
- R_{ADC_IN} = Input resistance of the ADC

(2)

As shown in 图 27, in some designs a matching resistor network can be inserted between the LMH32401 output and the ADC inputs. 公式 3 gives the effective gain from the TIA input to the ADC input when using a matching resistor network.

Application Information (接下页)




图 27. LMH32401 to ADC Interface With a Matching Resistor Network

$$A_V = 2 \text{ k}\Omega \text{ (or } 20 \text{ k}\Omega) \times 1.2 \times \frac{2 \times R_{\text{ADC_IN}}}{(2 \times R_{\text{ADC_IN}} + 2 \times R_{\text{ISO}} + 20 \Omega)}, \text{ where}$$

where

- A_V = Gain from the TIA input to the ADC input
- $R_{\text{ADC_IN}}$ = Differential input resistance of the ADC
- R_{ISO} = Series resistance between the TIA and ADC

(3)

公式 4 gives the voltage to be applied at the VOD pin (pin 9) if a certain differential offset voltage (V_{OD}) is needed at the ADC input for the circuit in 图 27.

$$V_{\text{OD}} = V_{\text{OD}} \times \left(\frac{1}{1.2}\right) \times \frac{(2 \times R_{\text{ADC_IN}} + 2 \times R_{\text{ISO}} + 20 \Omega)}{(2 \times R_{\text{ADC_IN}})}, \text{ where}$$

where

- V_{OD} = Voltage applied at pin 9
- V_{OD} = Desired differential offset voltage at the ADC input
- $R_{\text{ADC_IN}}$ = Differential input resistance of the ADC
- R_{ISO} = Series resistance between the TIA and ADC

(4)

ADVANCE INFORMATION

8.2 Typical Application

图 28 shows the circuit used to test the LMH32401 with a voltage source.




图 28. LMH32401 Test Circuit

8.2.1 Design Requirements

The objective is to design a low-noise, wideband differential output transimpedance amplifier. The design requirements are:

- Amplifier supply voltage: 3.3 V
- Transimpedance gain: 20 kΩ
- Photodiode capacitance: $C_{APD} = 1 \text{ pF}$
- Target bandwidth: 250 MHz
- Integrated input-referred noise: 50 nA_{RMS} (noise bandwidth = 250 MHz)

8.2.2 Detailed Design Procedure

图 28 shows the LMH32401 test circuit used to measure its bandwidth and transient pulse response. The voltage source is DC biased close to the input bias voltage of the LMH32401 (approximately 2.45 V). The LMH32401 internal design is optimized to only source current out of the input pin (pin 3). If the voltage input from the source exceeds 2.45 V, the LMH32401 input sinks current, resulting in degraded bandwidth. When testing the LMH32401 with a network analyzer or sinusoidal source, set the DC bias such that sum of the input AC and DC component does not result in a sourcing current into the amplifier input. Only use the LMH32401 with avalanche photodiodes (APDs) that sink current. An anode-biased APD satisfies this requirement.

The bandwidth of a transimpedance amplifier strongly depends on the APD capacitance (C_{APD}). The larger the capacitance, the lower the closed loop bandwidth. 图 29 shows the measured results when the C_{APD} is swept from 0 pF to 2 pF. The estimated PCB capacitance is approximately 1 pF. For the frequency response in 图 29 the output load capacitor (C_{LOAD}) was uninstalled. 图 30 compares the frequency response with C_{LOAD} not installed and $C_{LOAD} = 2.7 \text{ pF}$. The extra output loading extends the bandwidth of the LMH32401 by close to 30% without additional output peaking. C_{APD} was not populated for the measurements in 图 30.


图 31 shows the pulsed output response of the LMH32401 when the input current is increased past the amplifier linear input range. The internal clamp of the LMH32401 turns on when the input current exceeds the linear range. This feature enables the LMH32401 to recover from a saturated condition in less than 2 ns.

图 32 shows the input-referred noise spectral density of the LMH32401 with $C_{APD} = 1 \text{ pF}$. The input-referred current noise in a noise bandwidth of 250 MHz (brickwall filter) was measured to be 48 nA_{RMS}.

Typical Application (接下页)

图 33 shows the turn-on time of the LMH32401 when the \overline{EN} pin is toggled from off to on. The input source is constantly driving a 10-MHz input sine wave. When the amplifier is off, the output is in a high-impedance state. When the amplifier turns on, the output settles and starts tracking the input within approximately 125 ns.

8.2.3 Application Curves



9 Power Supply Recommendations

The LMH32401 operates on 3.3-V supplies. The VDD1 and VDD2 pins must always be driven from the same supply source and individually bypassed. A low power-supply source impedance must be maintained across frequency so use multiple bypass capacitors in parallel. Place the bypass capacitors as close to the supply pins as possible. Place the smallest capacitor on the same side of the PCB as the LMH32401. Placing the larger valued bypass capacitors on the same side of the PCB is preferable as well, however if there are space constraints the capacitors can be moved to the opposite side of the PCB using multiple vias to reduce the series inductance resulting from the vias. The LMH32401 can be run on bipolar supplies by connecting pins 1 and 7 to the negative supply. The thermal pad must always be connected to the most negative supply. The digital pin threshold voltages must be appropriately level shifted as they are referred to voltages at pins 1 and 7.

10 Layout

10.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier such as the LMH32401 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include:

- **Minimize parasitic capacitance from the signal I/O pins to ac ground.** Parasitic capacitance on the output pins can cause instability whereas parasitic capacitance on the input pin reduces the amplifier bandwidth. To reduce unwanted capacitance, cut out the power and ground traces under the signal input and output pins. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- **Minimize the distance from the power-supply pins to high-frequency bypass capacitors.** Use high-quality, 100-pF to 0.1- μ F, C0G and NPO-type decoupling capacitors with voltage ratings at least three times greater than the amplifiers maximum power supplies. Place the smallest value capacitors on the same side as the DUT. If space constraints force the larger value bypass capacitors to be placed on the opposite side of the PCB, use multiple vias on the supply and ground side of the capacitors. This configuration makes sure that there is a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2- μ F to 6.8- μ F) decoupling capacitors that are effective at lower frequency must be used on the supply pins. Place these decoupling capacitors further from the device. Share the decoupling capacitors among several devices in the same area of the printed circuit board (PCB).

10.2 Layout Example




图 34. Layout Recommendation

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

- 德州仪器 (TI), 《光学前端系统参考设计》 设计指南
- 德州仪器 (TI), 《使用高速数据转换器的激光雷达脉冲飞行时间参考设计》 设计指南
- 德州仪器 (TI), 《激光雷达脉冲飞行时间参考设计》 设计指南

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《LMH32401IRGT 评估模块》 用户指南
- 德州仪器 (TI), 《高速放大器跨阻注意事项》 应用报告
- 德州仪器 (TI), 《跨阻放大器须知 - 第 1 部分》 博客
- 德州仪器 (TI), 《跨阻放大器须知 - 第 2 部分》 博客
- 德州仪器 (TI), “培训视频: 如何设计跨阻放大器电路”
- 德州仪器 (TI), “培训视频: 高速跨阻放大器设计流程”
- 德州仪器 (TI), “培训视频: 如何将 TINA-TI 模型转换为通用 SPICE 模型”

11.3 接收文档更新通知

要接收文档更新通知, 请导航至 ti.com 上的器件产品文件夹。单击右上角的通知我进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMH32401IRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L32401	Samples
LMH32401IRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L32401	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGT 16

GENERIC PACKAGE VIEW





VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



4222419/C 04/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222419/C 04/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/C 04/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2021 德州仪器半导体技术（上海）有限公司