











SN74LV4051A

SCLS428I -MAY 1999-REVISED SEPTEMBER 2015

# SN74LV4051A 8-Channel Analog Multiplexers and Demultiplexers

#### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100-mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Telecommunications
- eCall
- Infotainment

## 3 Description

The SN74LV4051A 8-channel CMOS analog multiplexers and demultiplexers are designed for 2-V to 5.5-V  $V_{\rm CC}$  operation.

The SN74LV4051A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5-V (peak) to be transmitted in either direction.


Applications include: signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (16)	5.00 mm × 6.30 mm
	SOIC (16)	9.90 mm × 6.00 mm
	SSOP (16)	6.20 mm × 7.80 mm
SN74LV4051A	TVSOP (16)	3.60 mm × 6.40 mm
	PDIP (16)	19.30 mm × 6.35 mm
	SO (16)	3.60 mm × 6.40 mm
	VQFN (16)	3.50 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Logic Diagram (Positive Logic)**





## **Table of Contents**

			2.4. 0	
1	Features 1		8.1 Overview	
2	Applications 1		8.2 Functional Block Diagram	12
3	Description 1		8.3 Feature Description	12
4	Revision History2		8.4 Device Functional Modes	12
5	Pin Configuration and Functions	9	Application and Implementation	13
6	Specifications4		9.1 Application Information	13
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	13
	6.2 ESD Ratings	10	Power Supply Recommendations	15
	6.3 Recommended Operating Conditions	11	Layout	15
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics		11.2 Layout Example	
	6.6 Operating Characteristics 6	12	Device and Documentation Support	
	6.7 Switching Characteristics: V <sub>CC</sub> = 2.5 V ± 0.2 V 6		12.1 Documentation Support	
	6.8 Switching Characteristics: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 6		12.2 Community Resources	16
	6.9 Switching Characteristics: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		12.3 Trademarks	16
	6.10 Analog Switch Characteristics		12.4 Electrostatic Discharge Caution	16
	6.11 Typical Characteristics 8		12.5 Glossary	16
7	Parameter Measurement Information9	13	Mechanical, Packaging, and Orderable	
8	Detailed Description		Information	16
U	Detailed Description12			

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision H (April 2005) to Revision I

**Page** 


•	Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Detailed Description section, Applications and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1
•	Deleted SN54LV4051A part number from the data sheet
•	Removed Ordering Information table.
•	Deleted θJA from the Absolute Maximum Ratings table

Submit Documentation Feedback




## 5 Pin Configuration and Functions

D, DB, DGB, N, NS, PW Package 16-Pin SOIC, SSOP, TVSOP, PDIP, SO, TSSOP Top View



#### RGY Package 16-Pin VQFN With Exposed Thermal Pad Top View



#### **Pin Functions**

	PIN I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
Α	11	I	Selector line A for outputs (see <i>Device Functional Modes</i> for specific information)
В	10	I	Selector line B for outputs (see <i>Device Functional Modes</i> for specific information)
С	9	1	Selector line C for outputs (see <i>Device Functional Modes</i> for specific information)
COM	3	O/I <sup>(1)</sup>	Output/Input of mux
GND	7, 8	_	Ground
INH	6	J <sup>(1)</sup>	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.
Y0	13	I/O <sup>(1)</sup>	Input/Output to mux
Y1	14	I/O <sup>(1)</sup>	Input/Output to mux
Y2	15	I/O <sup>(1)</sup>	Input/Output to mux
Y3	12	I/O <sup>(1)</sup>	Input/Output to mux
Y4	1	I/O <sup>(1)</sup>	Input/Output of mux
Y5	5	I/O <sup>(1)</sup>	Input/Output to mux
Y6	2	I/O <sup>(1)</sup>	Input/Output to mux
Y7	4	I/O <sup>(1)</sup>	Input/Output to mux
V <sub>CC</sub>	16	_	Device power

<sup>(1)</sup> These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins Y0-Y7 may be considered outputs (0) and the COM pin may be considered inputs (I).

Product Folder Links: SN74LV4051A



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7.0	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7.0	V
$V_{IO}$	Switch I/O voltage range (2)(3)		-0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
$I_{IOK}$	I/O diode current	V <sub>IO</sub> < 0		-50	mA
I <sub>T</sub>	Switch through current	$V_{IO} = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND		±50	mA	
$T_{J}$	Max Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM MAX	UNIT
V <sub>CC</sub>	Supply voltage		2 <sup>(2)</sup>	5.5	V
V <sub>IH</sub> H		V <sub>CC</sub> = 2 V	1.5		
	High-level input voltage,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> <b>×</b> 0.7		V
VIH	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V		
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
Vu	Low-level input voltage,	V <sub>CC</sub> = 2 V		0.5	
\/		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
VIL	control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3	
VI	Control input voltage		0	5.5	V
V <sub>IO</sub>	Input or output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
$\Delta t/\Delta v$		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, SCBA004.

Product Folder Links: SN74LV4051A

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> With supply voltages at or near 2 V, the analog switch ON-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.



#### 6.4 Thermal Information

		SN74L	.V4051A	
	THERMAL METRIC <sup>(1)</sup>	N (PDIP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	54.8	111.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.1	45.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.8	56.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.9	5.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.7	56.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	V <sub>cc</sub>	MIN TY	P MAX	UNIT	
			$T_A = 25^{\circ}C$	221/	38	8 180		
		1 2 m 1	$T_A = -40$ °C to 85°C	2.3 V		225		
	ON-state	$I_T = 2 \text{ mA},$ $V_I = V_{CC} \text{ or GND},$	T <sub>A</sub> = 25°C	0.1/	30	0 150	0	
r <sub>on</sub>	switch resistance	$V_{INH} = V_{IL}$	$T_A = -40$ °C to 85°C	3 V		190	Ω	
		(see Figure 2)	T <sub>A</sub> = 25°C	45.77	2:	2 75		
			$T_A = -40$ °C to 85°C	4.5 V		100		
			T <sub>A</sub> = 25°C	0.01/	11:	3 500		
			$T_A = -40$ °C to 85°C	2.3 V		600		
	Peak ON-state	$I_T = 2 \text{ mA},$	T <sub>A</sub> = 25°C	0.17	54	4 180	•	
r <sub>on(p)</sub>	resistance	$V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	$T_A = -40$ °C to 85°C	3 V		225	Ω	
		- INIT - IL	T <sub>A</sub> = 25°C	4.5.7	3.	1 100		
			$T_A = -40$ °C to 85°C	4.5 V		125		
			T <sub>A</sub> = 25°C		2.	1 30		
	Difference in ON-state resistance between switches			$T_A = -40$ °C to 85°C	2.3 V		40	
			$I_T = 2 \text{ mA},$	T <sub>A</sub> = 25°C		1.4	4 20	0
∆r <sub>on</sub>		$V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	$T_A = -40$ °C to 85°C	3 V		30	30 15 20	
		TINH TIL	T <sub>A</sub> = 25°C	4.5.7	1.3	3 15		
			$T_A = -40$ °C to 85°C	4.5 V		20		
			T <sub>A</sub> = 25°C	0 to		±0.1		
l <sub>l</sub>	Control input current	$V_I = 5.5 \text{ V or GND}$	$T_A = -40$ °C to 85°C	5.5 V		±1	μΑ	
		V <sub>I</sub> = V <sub>CC</sub> and	T <sub>A</sub> = 25°C			±0.1		
I <sub>S(off)</sub>	OFF-state switch leakage current	$V_O = \text{GND}$ , or $V_I = \text{GND}$ and $V_O = V_{CC}$ , $V_{INH} = V_{IH}$ (see Figure 3)	$T_A = -40$ °C to 85°C	5.5 V		±1	μΑ	
	ON-state switch leakage	$V_I = V_{CC}$ or GND,	$T_A = 25^{\circ}C$			±0.1		
I <sub>S(on)</sub>	current	V <sub>INH</sub> = V <sub>IL</sub> (see Figure 4)	$T_A = -40$ °C to 85°C	5.5 V		±1	μΑ	
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or GND	$T_A = -40$ °C to 85°C	5.5 V		20	μA	
C <sub>IC</sub>	Control input capacitance	f = 10 MHz	T <sub>A</sub> = 25°C	3.3 V	:	2	pF	
C <sub>IS</sub>	Common terminal capacitance	T <sub>A</sub> = 25°C		3.3 V	23.4	4	pF	
Cos	Switch terminal capacitance	T <sub>A</sub> = 25°C		3.3 V	5.	7	pF	
C <sub>F</sub>	Feedthrough capacitance	T <sub>A</sub> = 25°C		3.3 V	0.8	5	pF	

Copyright © 1999–2015, Texas Instruments Incorporated



## 6.6 Operating Characteristics

 $V_{CC}$  = 3.3 V,  $T_A$  = 25°C

PARAMETER			TEST CONDITIONS		TYP	UNIT
$C_{pd}$	Power dissipation capacitance	C <sub>L</sub> =	50 pF,	f = 10 MHz	5.9	pF

## 6.7 Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER FROM TO TEST (INPUT) CONDITIONS			MIN	TYP	MAX	UNIT		
t <sub>PLH</sub>	Propagation	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		1.9	10	ns
t <sub>PHL</sub>	delay time	CONTOLLI	THOI COM	(see Figure 5)	$T_A = -40$ °C to 85°C			16	115
t <sub>PZH</sub>	Enable	INH	COM or Yn	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		6.6	18	
$t_{PZL}$	delay time	IINIT	COM OF TH	(see Figure 6)	$T_A = -40$ °C to 85°C			23	ns
t <sub>PHZ</sub>	Disable	INILI	COM an Va	$C_1 = 15 pF$	T <sub>A</sub> = 25°C		7.4	18	
t <sub>PLZ</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40$ °C to 85°C			23	ns
t <sub>PLH</sub>	Propagation	COM as Va	V= == COM	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		3.8	12	
t <sub>PHL</sub>	delay time	COM or Yn	Yn or COM	(see Figure 6)	$T_A = -40$ °C to 85°C			18	ns
t <sub>PZH</sub>	Enable	15.11.1	0014 - 114	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		7.8	28	
t <sub>PZL</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40^{\circ}C$ to $85^{\circ}C$			35	ns
t <sub>PHZ</sub>	Disable	15.11.1	0014 - 114	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		11.5	28	
t <sub>PLZ</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40$ °C to 85°C			35	ns

## 6.8 Switching Characteristics: $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER FROM TO TEST (OUTPUT) CONDITIONS		PARAMETER		MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Propagation	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		1.2	6	no	
$t_{PHL}$	delay time	COM OF TH	THOI COM	(see Figure 5)	$T_A = -40$ °C to 85°C			10	ns	
t <sub>PZH</sub>	Enable	INILI	COM an Va	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		4.7	12		
t <sub>PZL</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40^{\circ}C$ to $85^{\circ}C$			15	ns	
t <sub>PHZ</sub>	Disable		0014 1/-	$C_1 = 15 pF$	T <sub>A</sub> = 25°C		5.7	12		
t <sub>PLZ</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$			15	ns	
t <sub>PLH</sub>	Propagation	COM an Va		$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		2.5	9		
t <sub>PHL</sub>	delay time	COM or Yn	Yn or COM	(see Figure 5)	$T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$			12	ns	
t <sub>PZH</sub>	Enable	INILI	0014 1/-	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		5.5	20		
t <sub>PZL</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40^{\circ}C$ to $85^{\circ}C$			25	ns	
t <sub>PHZ</sub>	Disable	INILI	COM an Va	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		8.8	20		
t <sub>PLZ</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40^{\circ}C$ to $85^{\circ}C$			25	ns	

Product Folder Links: SN74LV4051A

Submit Documentation Feedback



## 6.9 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	FROM (INPUT)	TO (OUTPUT)		TEST NDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Propagation	COM or Yn	Yn or COM	$C_1 = 15 pF$	T <sub>A</sub> = 25°C		0.6	4	4 7 ns	
t <sub>PHL</sub>	delay time	CON OF TH	TII OI COM	(see Figure 5)	$T_A = -40$ °C to 85°C			7		
t <sub>PZH</sub>	Enable	INH	COM or Yn	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		3.5	8	20	
t <sub>PZL</sub>	delay time	INH	COM or Yn	(see Figure 6)	$T_A = -40$ °C to 85°C			10	ns	
t <sub>PHZ</sub>	Disable	INILI	COM or Yn	$C_1 = 15 pF$	T <sub>A</sub> = 25°C		4.4	8		
$t_{PLZ}$	delay time	time INH		(see Figure 6)	$T_A = -40$ °C to 85°C			10	ns	
t <sub>PLH</sub>	Propagation	COM or Yn	Yn or COM	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		1.5	6	20	
t <sub>PHL</sub>	delay time	CONTOLL	TH OF COM	(see Figure 5)	$T_A = -40$ °C to 85°C			8	ns	
t <sub>PZH</sub>	Enable	INH	COM or Yn	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		4	14		
t <sub>PZL</sub>	delay time	IINI	CON OF TH	(see Figure 6)	$T_A = -40$ °C to 85°C			18	ns	
t <sub>PHZ</sub>	Disable	INH	COM or Yn	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		6.2	14	20	
t <sub>PLZ</sub>	delay time	IINI	COIVI OF TH	(see Figure 6)	$T_A = -40$ °C to 85°C			18	ns	

## 6.10 Analog Switch Characteristics

over recommended operating free-air temperature range (unless otherwise noted),  $T_A = 25$ °C


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP	MAX	UNIT
_			$C_L = 50 \text{ pF},$	2.3 V		20			
Frequency response (switch on)	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$ (sine	e wave)	3 V		25		MHz
(Gillian Gil)			(see <sup>(1)</sup> and Figu	4.5 V		35			
			$C_L = 50 \text{ pF},$		2.3 V		20		
Crosstalk (control input to signal output)	INH	COM or Yn	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$ (square wave)		3 V		35		mV
(control input to orginal output)			(see Figure 8)	4.5 V		60			
			$C_L = 50 \text{ pF},$	2.3 V		-45			
Feedthrough attenuation (switch off)	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$		3 V		-45		dB
(Cimen cin)			(see <sup>(2)</sup> and Figu	re 9)	4.5 V		-45		
			$C_L = 50 \text{ pF},$	$V_I = 2 V_{p-p}$	2.3 V		0.1%		
Sine-wave distortion	COM or Yn	Yn or COM	$R_L = 10 \text{ k}\Omega$ , $f_{in} = 1 \text{ kHz}$	$V_{I} = 2.5 V_{p-p}$	3 V		0.1%		
Sing that a distantion	55 or 111	5. 55.	(sine wave) (see Figure 10)	$V_I = 4 V_{p-p}$	4.5 V		0.1%		

<sup>(1)</sup> Adjust  $f_{in}$  voltage to obtain 0-dBm output. Increase  $f_{in}$  frequency until dB meter reads -3 dB. (2) Adjust  $f_{in}$  voltage to obtain 0-dBm input.

Submit Documentation Feedback



## 6.11 Typical Characteristics





## 7 Parameter Measurement Information





Figure 2. On-State Resistance Test Circuit



Condition 1:  $V_I = 0$ ,  $V_O = V_{CC}$ Condition 2:  $V_I = V_{CC}$ ,  $V_O = 0$ 

Figure 3. Off-State Switch Leakage-Current Test Circuit




Figure 4. On-State Switch Leakage-Current Test Circuit




Figure 5. Propagation Delay Time, Signal Input to Signal Output

Product Folder Links: SN74LV4051A

Submit Documentation Feedback



## **Parameter Measurement Information (continued)**





Figure 6. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output

**VOLTAGE WAVEFORMS** 



(1) f<sub>in</sub> is a sine wave.

Figure 7. Frequency Response (Switch On)

Submit Documentation Feedback



## **Parameter Measurement Information (continued)**




Figure 8. Crosstalk (Control Input, Switch Output)




Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion




### 8 Detailed Description

#### 8.1 Overview

The SN74LV4051A device is an 8-channel analog multiplexer. A multiplexer is used when several signals must share the same device or resource. This device allows for the selection of one of these signals at a time for analysis or propagation.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The SN74LV4051A device contains one 8-channel multiplexer for use in a variety of applications and can also be configured as demultiplexer by using the COM pin as an input and the Yn pins as outputs. This device is qualified to operate in the temperature range -40°C to +85°C (maximum depends on package type).

#### 8.4 Device Functional Modes

**Table 1. Function Table** 

	INP	ON		
INH	С	В	Α	CHANNEL
L	L	L	L	Y0
L	L	L	Н	Y1
L	L	Н	L	Y2
L	L	Н	Н	Y3
L	Н	L	L	Y4
L	Н	L	Н	Y5
L	Н	Н	L	Y6
L	Н	Н	Н	Y7
Н	Х	Х	Х	None

Submit Documentation Feedback



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

A multiplexer is used in applications where multiple signals share a resource. In Figure 11, several different sensors are connected to the analog-to-digital converter (ADC) of a microcontroller unit (MCU).

### 9.2 Typical Application




Figure 11. Example of Multiplexer Use With Analog Sensors and the ADC of an MCU

#### 9.2.1 Design Requirements

Designing with the SN74LV4051A device requires a stable input voltage between 2 V (see *Recommended Operating Conditions* for details) and 5.5 V. Another important design consideration are the characteristics of the signal being multiplexed—ensure no important information is lost due to timing or incompatibility with this device.

### 9.2.2 Detailed Design Procedure

Normally, processing eight different analog signals requires eight separate ADCs, but Figure 11 shows how to achieve this using only one ADC and four GPIOs (general-purpose input/outputs).

Product Folder Links: SN74LV4051A



## **Typical Application (continued)**

## 9.2.3 Application Curve




Figure 12. Plot at 25°C for V<sub>CC</sub> vs Max R<sub>ON(peak)</sub>

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated



## 10 Power Supply Recommendations

Most systems have a common 3.3-V or 5-V rail that can supply the  $V_{CC}$  pin of this device. If this rail is not available, a switched-mode power supply (SMPS) or a low dropout regulator (LDO) can supply this device from a higher-voltage rail.

### 11 Layout

### 11.1 Layout Guidelines

TI recommends keeping the signal lines as short and as straight as possible (see Figure 13). Incorporation of microstrip or stripline techniques are also recommended when signal lines are more than 1" long. These traces must be designed with a characteristic impedance of either  $50-\Omega$  or  $75-\Omega$  as required by the application. Do **not** place this device too close to high-voltage switching components because they may cause interference.

### 11.2 Layout Example




Figure 13. Layout Schematic

Copyright © 1999–2015, Texas Instruments Incorporated

Submit Documentation Feedback



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV4051A

www.ti.com 13-Aug-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4051AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4051A	Samples
SN74LV4051ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051ADGVRG4	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LV4051A	Samples
SN74LV4051AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4051AN	Samples
SN74LV4051ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4051A	Samples
SN74LV4051APW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051APWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051APWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051APWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW051A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4051A:

Automotive: SN74LV4051A-Q1

• Enhanced Product : SN74LV4051A-EP


#### NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4051ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4051ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4051ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4051ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4051ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4051APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 5-Jan-2022




\*All dimensions are nominal

All difficusions are nominal							_
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4051ADBR	SSOP	DB	16	2000	853.0	449.0	35.0
SN74LV4051ADGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0
SN74LV4051ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV4051ADR	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV4051ANSR	SO	NS	16	2000	853.0	449.0	35.0
SN74LV4051APWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV4051APWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74LV4051APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4051APWT	TSSOP	PW	16	250	853.0	449.0	35.0
SN74LV4051ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV4051AD	D	SOIC	16	40	507	8	3940	4.32
SN74LV4051AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051APW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LV4051APWG4	PW	TSSOP	16	90	530	10.2	3600	3.5



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF




#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## N (R-PDIP-T\*\*)


## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N16)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated