www.ti.com

# DUAL-OUTPUT, LOW DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS

Check for Samples: TPS70345, TPS70348, TPS70351, TPS70358, TPS70302


#### **FEATURES**

- Dual Output Voltages for Split-Supply Applications
- Independent Enable Functions (See Part Number TPS704xx for Independent Enabling of Each Output)
- Output Current Range of 1 A on Regulator 1 and 2A on Regulator 2
- · Fast Transient Response
- Voltage Options: 3.3 V/2.5 V, 3.3 V/1.8 V, 3.3 V/1.5 V, 3.3 V/1.2 V, and Dual Adjustable Outputs
- Open Drain Power-On Reset with 120 ms Delay
- Open Drain Power Good for Regulator 1
- Ultralow 185 μA (typ) Quiescent Current
- 2 μA Input Current During Standby
- Low Noise: 78 μV<sub>RMS</sub> Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 24-Pin PowerPAD™ TSSOP Package
- Thermal Shutdown Protection

#### DESCRIPTION

The TPS703xx family of devices is designed to provide a complete power management solution for TI DSP, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any TI DSP application with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power-on reset), manual reset inputs, and enable function, provide a complete system solution.

#### PWP PACKAGE (TOP VIEW)



NC = No internal connection




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





The TPS703xx family of voltage regulators offers very low dropout voltage and dual outputs with power up sequence control, designed primarily for DSP applications. These devices have low noise output performance without using any added filter bypass capacitors, and are designed to have a fast transient response and be stable with 47  $\mu$ F low ESR capacitors.

These devices have fixed 3.3 V/2.5 V, 3.3 V/1.8 V, 3.3 V/1.5 V, 3.3 V/1.2 V, and adjustable voltage options. Regulator 1 can support up to 1 A, and regulator 2 can support up to 2 A. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low (typically 160mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of  $250 \, \mu$ A over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1  $\mu$ A at  $T_{\rm J} = +25 \, ^{\circ}$ C.

The device is enabled when the  $\overline{\text{EN}}$  pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the  $V_{\text{SENSE1}}$  and  $V_{\text{SENSE2}}$  pins respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{OUT2}$  turns on first and  $V_{OUT1}$  remains off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. At that time  $V_{OUT1}$  is turned on. If  $V_{OUT2}$  is pulled below 83% (that is, in an overload condition) of its regulated voltage,  $V_{OUT1}$  is turned off. Pulling the SEQ terminal low reverses the power-up order and  $V_{OUT1}$  is turned on first. The SEQ pin is connected to an internal pull-up current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage condition at  $V_{OUT1}$ . The PG1 pin can be used to implement an SVS (POR, or power-on reset) for the circuitry supplied by regulator 1.

The TPS703xx features a  $\overline{\text{RESET}}$  (SVS, POR, or power-on reset).  $\overline{\text{RESET}}$  is an active low, open drain output and requires a pull-up resistor for normal operation. When pulled up,  $\overline{\text{RESET}}$  goes to a high impedance state (that is, logic high) after a 120 ms delay when all three of the following conditions are met. First,  $V_{\text{IN1}}$  must be above the undervoltage condition. Second, the manual reset ( $\overline{\text{MR}}$ ) pin must be in a high impedance state. Third,  $V_{\text{OUT2}}$  must be above approximately 95% of its regulated voltage. To monitor  $V_{\text{OUT1}}$ , the PG1 output pin can be connected to  $\overline{\text{MR1}}$  or  $\overline{\text{MR2}}$ .  $\overline{\text{RESET}}$  can be used to drive power-on reset or a low-battery indicator. If  $\overline{\text{RESET}}$  is not used, it can be left floating.

Internal bias voltages are powered by  $V_{IN1}$  and require 2.7V for full functionality. Each regulator input has an undervoltage lockout circuit that prevents each output from turning on until the respective input reaches 2.5 V.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

	VOLTAG	OLTAGE (V) <sup>(2)</sup> PACKAGE- SPECIFIED							
PRODUCT	V <sub>OUT1</sub>	V <sub>OUT2</sub>	LEAD (DESIGNATOR)	TEMPERATURE RANGE (T <sub>J</sub> )	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY			
TPS70302	Adjustable	Adjustable	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70302PWP	Tube, 60			
17370302	Aujustable	Aujustable	H1330F-24 (FWF)	-40 C to +125 C	TPS70302PWPR	Tape and Reel, 2000			
TD070245	3.3 V	1.2 V	LITCOOD OA (DWD)	-40°C to +125°C	TPS70345PWP	Tube, 60			
TPS70345		F370345 3.3 V	1.Z V	V 1.2 V	HTSSOP-24 (PWP)	H1330F-24 (FWF)	-40 C t0 +125 C	TPS70345PWPR	Tape and Reel, 2000
TD070240	221/	451/	LITCCOD 24 (DWD)	400C to .4050C	TPS70348PWP	Tube, 60			
TPS70348	3.3 V	3.3 V	3.3 V	3.3 V	1.5 V	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70348PWPR	Tape and Reel, 2000
TD070054	221/	4.0.1/	LITCCOD 24 (DWD)	400C to .4050C	TPS70351PWP	Tube, 60			
TPS70351	3.3 V	1.8 V	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70351PWPR	Tape and Reel, 2000			
TD070050	0050 00 V 05 V UT000D 04 (DMD) 4000 V 45		400C to .4050C	TPS70358PWP	Tube, 60				
TPS70358	3.3 V 2.5 V H	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70358PWPR	Tape and Reel, 2000				

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum located at the end of this document, or see the TI web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

	TPS703xx	UNIT
Input voltage range: V <sub>IN1</sub> , V <sub>IN2</sub> <sup>(2)</sup>	-0.3 to +7	V
Voltage range at EN	-0.3 to +7	V
Output voltage range (V <sub>OUT1</sub> , V <sub>SENSE1</sub> )	5.5	V
Output voltage range (V <sub>OUT2</sub> , V <sub>SENSE2</sub> )	5.5	V
Maximum RESET, PG1 voltage	7	V
Maximum MR1, MR2, and SEQ voltage	$V_{IN1}$	V
Peak output current	Internally limited	_
Continuous total power dissipation	See Dissipation Ratings Table	_
Operating virtual junction temperature range, T <sub>J</sub>	-40 to +150	°C
Storage temperature range, T <sub>STG</sub>	-65 to +150	°C
ESD rating, HBM	2	kV

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> For fixed 1.20V operation, tie FB to OUT.

<sup>(2)</sup> All voltages are tied to network ground.

SLVS285H - AUGUST 2000 - REVISED APRIL 2010

www.ti.com



#### **DISSIPATION RATINGS**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> ≤ +25°C	DERATING FACTOR	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C
PWP <sup>(1)</sup>	0	3.067 W	30.67 mW/°C	1.687 W	1.227 W
PVVP\'	250	4.115 W	41.15 mW/°C	2.265 W	1.646 W

<sup>(1)</sup> This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on a 4-in by 4-in ground layer. For more information, refer to TI technical brief SLMA002.

#### RECOMMENDED OPERATING CONDITIONS

Over operating temperature range (unless otherwise noted).

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> <sup>(1)</sup> (regulator 1 and 2)	2.7	6	V
Output current, I <sub>O</sub> (regulator 1)	0	1	Α
Output current, I <sub>O</sub> (regulator 2)	0	2	Α
Output voltage range (for adjustable option)	1.22	5.5	V
Operating virtual junction temperature, T <sub>J</sub>	-40	+125	°C

<sup>(1)</sup> To calculate the minimum input voltage for maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ 



#### **ELECTRICAL CHARACTERISTICS**

Over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to +125°C),  $V_{IN1}$  or  $V_{IN2} = V_{OUTX(nom)} + 1\text{V}$ ,  $I_{OUTX} = 1\text{mA}$ ,  $\overline{\text{EN}} = 0\text{V}$ ,  $C_{OUT1} = 22\mu\text{F}$ , and  $C_{OUT2} = 47\mu\text{F}$  (unless otherwise noted).

	PARAMETE	R	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		Reference	2.7 V < V <sub>IN</sub> < 6 V, T <sub>J</sub> = +25°C	FB connected to V <sub>O</sub>		1.224			
		voltage	2.7 V < V <sub>IN</sub> < 6 V,	FB connected to V <sub>O</sub>	1.196		1.248		
		1.2 V output	$2.7 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	T <sub>J</sub> = +25°C		1.2			
		(V <sub>OUT2</sub> )	2.7 V < V <sub>IN</sub> < 6 V,		1.176		1.224		
V <sub>O</sub> Output voltage (1)(2)	1.5 V output	$2.7 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	T <sub>J</sub> = +25°C		1.5				
	(V <sub>OUT2</sub> )	$2.7 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$		1.47		1.53	V		
	1.8 V output	$2.8 \text{ V} < \text{V}_{IN} < 6 \text{ V},$	T <sub>J</sub> = +25°C		1.8				
	(V <sub>OUT2</sub> )	$2.8 \text{ V} < \text{V}_{IN} < 6 \text{ V},$		1.764		1.836			
		2.5 V output	$3.5 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	T <sub>J</sub> = +25°C		2.5			
		(V <sub>OUT2</sub> )	$3.5 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$		2.45		2.55		
		3.3 V output	$4.3 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	T <sub>J</sub> = +25°C		3.3			
		(V <sub>OUT1</sub> )	4.3 V < V <sub>IN</sub> < 6 V,		3.234		3.366		
Quiescent	current (GND cu	ır <u>ren</u> t) for	See (2)	T <sub>J</sub> = +25°C		185		^	
regulator 1 and regulator 2, $\overline{EN} = 0 V^{(1)}$		See (2)				250	μΑ		
Output voltage line regulation ( $\Delta V_O/V_O$ ) for regulator 1 and regulator 2 $^{(3)}$		$V_{O} + 1 \ V < V_{IN} \le 6 \ V,$	$T_J = +25^{\circ}C^{(1)}$		0.01		%V		
		V <sub>O</sub> + 1 V < V <sub>IN</sub> ≤ 6 V	(1)			0.1			
Load regulation for V <sub>OUT 1</sub> and V <sub>OUT2</sub>		$T_J = +25$ °C			1		mV		
	Output noise	Regulator 1 Regulator 2			79		.,		
V <sub>n</sub>	voltage (TPS70351)		BW = 300 Hz to 50 kHz,	$C_O = 33 \mu F, T_J = +25 ^{\circ} C$		77		μV <sub>RMS</sub>	
Output curr	ont limit	Regulator 1	V <sub>OUT</sub> = 0 V			1.75	2.2	Α	
Output curi	ent iiniit	Regulator 2				3.8	4.5	A 	
Thermal sh	utdown junction	temperature				+150		°C	
II	Standby ourra	nt	$\overline{EN1} = V_{IN},  \overline{EN2} = V_{I}$	$T_J = +25^{\circ}C$		1	2	^	
(standby)	Standby curre		$\overline{EN1} = V_{IN}, \ \overline{EN2} = V_{I}$				10	μΑ	
	Power-supply	Regulator 1	f = 1 kHz,	$T_J = +25^{\circ}C^{(1)}$		65			
PSRR	PSRR ripple rejection (TPS70351)		f = 1 kHz,	$T_J = +25^{\circ}C^{(1)}$		60		dB	
RESET Te	rminal	•							
Minimum input voltage for valid RESET		I <sub>RESET</sub> = 300 μA,	V <sub>(RESET)</sub> ≤ 0.8 V		1.0	1.3	V		
Trip threshold voltage		V <sub>O</sub> decreasing		92	95	98	%V <sub>OUT</sub>		
Hysteresis voltage		Measured at V <sub>O</sub>			0.5		%V <sub>OUT</sub>		
t (RESET)		RESET pulse duration		80	120	160	ms		
t <sub>r</sub> (RESET)			Rising edge deglitch			30		μS	
Output low	voltage		$V_{IN} = 3.5 V,$	I <sub>(RESET)</sub> = 1 mA		0.15	0.4	V	
Leakage cu	urrent		V <sub>(RESET)</sub> = 6 V				1	μА	

<sup>(1)</sup> Minimum input operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1V, whichever is greater. Maximum input voltage = 6V, minimum output

(3) If 
$$V_O < 1.8 \text{ V}$$
 then  $V_{Imax} = 6 \text{ V}$ ,  $V_{Imin} = 2.7 \text{ V}$ : Line regulation (mV) = (%/V) x  $V_O = \frac{(V_{Imax} - 2.7)}{100} \times 1000$ 

If  $V_O > 2.5 \text{ V}$  then  $V_{Imax} = 6 \text{ V}$ ,  $V_{Imin} = V_O + 1 \text{ V}$ : Line regulation (mV) = (%/V) x  $V_O = \frac{(V_{Imax} - 2.7)}{100} \times 1000$ 

<sup>(2)</sup>  $I_0 = 1$  mA to 1 A for Regulator 1 and 1mA to 2A for Regulator 2.



Over recommended operating junction temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN1}$  or  $V_{IN2} = V_{OUTX(nom)} + 1V$ ,  $I_{OUTX} = 1mA$ ,  $\overline{EN} = 0V$ ,  $C_{OUT1} = 22\mu F$ , and  $C_{OUT2} = 47\mu F$  (unless otherwise noted).

PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
PG Terminal						
Minimum input voltage for valid PG	$I_{(PG)} = 300 \mu A,$	V <sub>(PG1)</sub> ≤ 0.8 V		1.0	1.3	V
Trip threshold voltage	V <sub>O</sub> decreasing		92	95	98	%V <sub>OUT</sub>
Hysteresis voltage	Measured at V <sub>O</sub>			0.5		%V <sub>OUT</sub>
t <sub>r(PG1)</sub>	Rising edge deglitch			30		μS
Output low voltage	V <sub>IN</sub> = 2.7 V,	I <sub>(PG)</sub> = 1 mA		0.15	0.4	V
Leakage current	V <sub>(PG1)</sub> = 6 V				1	μА
EN Terminal						
High-level EN input voltage			2			V
Low-level EN input voltage					0.7	V
Input current (EN)			-1		1	μА
SEQ Terminal						
High-level SEQ input voltage			2			V
Low-level SEQ input voltage					0.7	V
SEQ pull-up current source				6		μΑ
MR1/MR2 Terminal	•		*		·	
High-level input voltage			2			V
Low-level input voltage					0.7	V
Pull-up current source				6		μΑ
V <sub>OUT2</sub> Terminal	•		*		·	
V <sub>OUT2</sub> UV comparator: positive-going input threshold voltage at V <sub>OUT1</sub> UV comparator			80	83	86	%V <sub>OUT</sub>
V <sub>OUT2</sub> UV comparator: hysteresis				3	_	%V <sub>OUT</sub> , mV
V <sub>OUT2</sub> UV comparator: falling edge deglitch	V <sub>SENSE2</sub> decreasing be	elow threshold		140		μS
Peak output current	2 ms pulse width			3		А
Discharge transistor current	V <sub>OUT2</sub> = 1.5 V			7.5		mA



Over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to +125°C),  $V_{IN1}$  or  $V_{IN2} = V_{OUTX(nom)} + 1V$ ,  $I_{OUTX} = 1\text{mA}$ ,  $\overline{\text{EN}} = 0\text{V}$ ,  $C_{OUT1} = 22\mu\text{F}$ , and  $C_{OUT2} = 47\mu\text{F}$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OUT1</sub> Terminal					
V <sub>OUT1</sub> UV comparator: positive-going input threshold voltage at V <sub>OUT2</sub> UV comparator		80	83	86	%V <sub>OUT</sub>
V <sub>OUT1</sub> UV comparator: hysteresis			3		%V <sub>OUT</sub> , mV
V <sub>OUT1</sub> UV comparator: falling edge deglitch	V <sub>SENSE1</sub> decreasing below threshold		140		μS
Dropout voltage <sup>(4)</sup>	I <sub>O</sub> = 1 A, V <sub>IN1</sub> = 3.2 V T <sub>J</sub> = +25°C		160	mV	
Diopout voltage V	$I_O = 1 A, V_{IN1} = 3.2 V$			250	IIIV
Peak output current	2ms pulse width		1.2		Α
Discharge transistor current	V <sub>OUT1</sub> = 1.5 V		7.5		mA
V <sub>IN1</sub> /V <sub>IN2</sub> Terminal					
UVLO threshold		2.3		2.65	V
UVLO hysteresis			110		mV
FB Terminal					
Input current: TPS70302	FB = 1.8 V		1		μΑ

<sup>(4)</sup> Input voltage (V<sub>IN1</sub> or V<sub>IN2</sub>) = V<sub>O(typ)</sub> – 100mV. For 1.5 V, 1.8 V and 2.5 V regulators, the dropout voltage is limited by input voltage range. The 3.3 V regulator input is set to 3.2 V to perform this test.


#### **TERMINAL FUNCTIONS**

TERM	IINAL	1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
EN	7	1	Active low enable			
GND	9	_	Regulator ground			
GND/HEATSI NK	1, 12, 13, 24	_	Ground/heatsink			
MR1	6	I	Manual reset input 1, active low, pulled up internally			
MR2	5	I	Manual reset input 2, active low, pulled up internally			
NC	4, 17, 20	_	No connection			
PG1	19	0	Open drain output, low when V <sub>OUT1</sub> voltage is less than 95% of the nominal regulated voltage			
RESET	18	0	Open drain output, SVS (power-on reset) signal, active low			
SEQ	8	I	Power-up sequence control: SEQ = High, $V_{OUT2}$ powers up first; SEQ = Low, $V_{OUT1}$ powers up first. SEQ terminal pulled up internally.			
V <sub>IN1</sub>	2, 3	I	Input voltage of regulator 1			
$V_{\text{IN2}}$	10, 11	I	Input voltage of regulator 2			
V <sub>OUT1</sub>	22, 23	0	Output voltage of regulator 1			
V <sub>OUT2</sub>	14, 15	0	Output voltage of regulator 2			
V <sub>SENSE2</sub> /FB2	16	I	Regulator 2 output voltage sense/regulator 2 feedback for adjustable			
V <sub>SENSE1</sub> /FB1	21	I	Regulator 1 output voltage sense/regulator 1 feedback for adjustable			



#### **DEVICE INFORMATION**


#### **Adjustable Voltage Version**



A. For most applications,  $V_{SENSE1}$  and  $V_{SENSE2}$  should be externally connected to  $V_{OUT1}$  and  $V_{OUT2}$ , respectively, as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the *Application Information* section.




#### **Fixed Voltage Version**



A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the *Application Information* section.




## 



- NOTES: A. V<sub>RES</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>RES</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.
  - B.  $V_{IT_{-}}$  trip voltage is typically 5% lower than the output voltage (95% $V_{0}$ ).  $V_{IT_{-}}$  to  $V_{IT_{+}}$  is the hysteresis voltage.

#### **PG1 Timing Diagram**



- NOTES: A.  $V_{PG1}$  is the minimum input voltage for a valid PG1. The symbol  $V_{PG1}$  is not currently listed within EIA or JEDEC standards for semiconductor symbology.
  - B.  $V_{IT_{-}}$  trip voltage is typically 5% lower than the output voltage (95% $V_{0}$ ).  $V_{IT_{-}}$  to  $V_{IT_{+}}$  is the hysteresis voltage.

www.ti.com

#### **Detailed Description**

The TPS703xx low dropout regulator family provides dual regulated output voltages for DSP applications that require a high-performance power management solution. These devices provide fast transient response and high accuracy, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. The TPS703xx family has an enable feature that puts the device into sleep mode, reducing the input current to 1  $\mu$ A. Other features are the integrated SVS (power-on reset, RESET) and power good (PG1). These differential features monitor output voltages and provide logic output to the system, and provide a complete DSP power solution.

The TPS703xx, unlike many other LDOs, features very low quiescent current that remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS703xx uses a PMOS transistor to pass current. Because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

#### **Pin Functions**

#### Enable (EN)

The  $\overline{\mathsf{EN}}$  terminal is an input that enables or shuts down the device. If  $\overline{\mathsf{EN}}$  is at a logic high signal, the device is in shutdown mode. When  $\overline{\mathsf{EN}}$  goes to voltage low, then the device is enabled.

#### Sequence (SEQ)

The SEQ terminal is an input that programs the output voltage ( $V_{OUT1}$  or  $V_{OUT2}$ ) that turns on first. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{OUT2}$  turns on first and  $V_{OUT1}$  remains off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. If  $V_{OUT2}$  is pulled below 83% (that is, goes to an overload)  $V_{OUT1}$  is turned off. This terminal has a 6  $\mu$ A pull-up current to  $V_{IN1}$ .

Pulling the SEQ terminal low reverses the power-up order and  $V_{OUT1}$  turns on first. For detailed timing diagrams, see Figure 33 through Figure 39.

#### Power-Good (PG1)

The PG1 terminal is an open drain, active high output terminal that indicates the status of the  $V_{OUT1}$  regulator. When  $V_{OUT1}$  reaches 95% of its regulated voltage, PG1 goes to a high impedance state. PG1 goes to a low impedance state when  $V_{OUT1}$  is pulled below 95% (that is, goes to an overload condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pull-up resistor.

#### Manual Reset Pins (MR1 and MR2)

 $\overline{MR1}$  and  $\overline{MR2}$  are active low input terminals used to trigger a reset condition. When either  $\overline{MR1}$  or  $\overline{MR2}$  is pulled to logic low, a POR ( $\overline{RESET}$ ) occurs. These terminals have a  $6\mu A$  pull-up current to  $V_{IN1}$ . It is recommended that these pins be pulled high to  $V_{IN}$  when they are not used..

#### Sense (V<sub>SENSE1</sub> and V<sub>SENSE2</sub>)

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, the sense terminals connect to high-impedance wide-bandwidth amplifiers through resistor-divider networks and noise pickup feeds through to the regulator output. It is essential to route the sense connections in such a way to minimize or avoid noise pickup. Adding RC networks between the  $V_{\text{SENSE}}$  terminals and  $V_{\text{OUT}}$  terminals to filter noise is not recommended because these networks can cause the regulators to oscillate.

SLVS285H - AUGUST 2000 - REVISED APRIL 2010



**INSTRUMENTS** 

www.ti.com

#### FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize or avoid noise pickup. Adding RC networks between the FB terminals and the Vout terminals to filter noise is not recommended because these networks can cause the regulators to oscillate.

#### **RESET** Indicator

RESET is an active low, open drain output that requires a pull-up resistor for normal operation. When pulled up, RESET goes to a high impedance state (that is, logic high) after a 120 ms delay when all three of the following conditions are met. First, V<sub>IN1</sub> must be above the undervoltage condition. Second, the manual reset (MR) pin must be in a high impedance state. Third, V<sub>OUT2</sub> must be above approximately 95% of its regulated voltage. To monitor  $V_{OUT1}$ , the PG1 output pin can be connected to  $\overline{MR1}$  or  $\overline{MR2}$ .

#### V<sub>IN1</sub> and V<sub>IN2</sub>

 $V_{IN1}$  and  $V_{IN2}$  are inputs to each regulator. Internal bias voltages are powered by  $V_{IN1}$ .

#### V<sub>OUT1</sub> and V<sub>OUT2</sub>


V<sub>OUT1</sub> and V<sub>OUT2</sub> are output terminals of each regulator.




#### **TYPICAL CHARACTERISTICS**


#### **Table of Graphs**

			FIGURE
V	Output voltage	vs Output current	Figure 1, Figure 2
Vo	Output voltage	vs Junction temperature	Figure 3, Figure 4
	Ground current	vs Junction temperature	Figure 5
PSRR	Power-supply rejection ratio	vs Frequency	Figure 6 to Figure 9
	Output spectral noise density	vs Frequency	Figure 10 to Figure 13
Z <sub>O</sub>	Output impedance	vs Frequency	Figure 14 to Figure 17
	Dropout voltogo	vs Temperature	Figure 18, Figure 19
	Dropout voltage	vs Input voltage	Figure 20, Figure 21
	Load transient response		Figure 22, Figure 23
	Line transient response (V <sub>OUT1</sub> )		Figure 24
	Line transient response (V <sub>OUT2</sub> )		Figure 25
Vo	Output voltage	vs Time (start-up)	Figure 26, Figure 27
	Equivalent series resistance (ESR)	vs Output current	Figure 29 to Figure 32










# OUTPUT VOLTAGE VS JUNCTION TEMPERATURE 1.834 VIN2 = 2.8 V VOUT2 1.824 > 1.814 > 1.804 1.794 1.774 1.774 1.774 1.774 1.774 1.774 1.764 40 25 10 5 20 35 50 65 80 95 110 125 TJ - Junction Temperature - °C

TPS70351

Figure 3.

Figure 4.





PSRR - Power Supply Rejection Ratio - dB

PSRR - Power Supply Rejection Ratio - dB

# TPS70351 POWER-SUPPLY REJECTION RATIO vs FREQUENCY





Figure 6.

# TPS70351 POWER-SUPPLY REJECTION RATIO VS FREQUENCY



TPS70351
POWER-SUPPLY REJECTION RATIO
vs
FREQUENCY




Figure 7.

# TPS70351 POWER-SUPPLY REJECTION RATIO vs FREQUENCY






Figure 9.






#### **OUTPUT SPECTRAL NOISE DENSITY** vs **FREQUENCY** 10 $V_{IN2} = 2.8 V$ Output Spectral Noise Density - µV/√Hz V<sub>OUT2</sub> = 1.8 V C<sub>OUT2</sub> = 47 μF $I_0 = 10 \text{ mA}$ T<sub>J</sub> = 25°C 0.1 0.01 100 1 k 10 k 100 k f - Frequency - Hz

Figure 11.











Figure 14.



**OUTPUT IMPEDANCE** 

vs

Figure 15.

#### OUTPUT IMPEDANCE vs FREQUENCY




Figure 16.

#### OUTPUT IMPEDANCE vs FREQUENCY




Figure 17.






Figure 18.




Figure 20.

DROPOUT VOLTAGE
vs
TEMPERATURE




Figure 19.




Figure 21.






Figure 25.

Figure 24.



#### **OUTPUT VOLTAGE AND ENABLE VOLTAGE** vs TIME (START-UP) Vo - Output Voltage - V 3 V<sub>OUT1</sub> = 3.3 V $I_0 = 1 A$ 2 $\bar{C_0}$ = 22 $\mu$ F $V_{IN1} = 4.3 V$ SEQ = Low 0 Enable Voltage – V 5 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 t - Time (Start-Up) - ms

Figure 26.

#### **OUTPUT VOLTAGE AND ENABLE VOLTAGE**




Figure 27.





Figure 28. Test Circuit for Typical Regions of Stability








Figure 29.

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>(1)</sup> vs OUTPUT CURRENT





Figure 30.

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>(1)</sup> vs



# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>(1)</sup> vs OUTPUT CURRENT




Figure 32.

<sup>&</sup>lt;sup>(1)</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  $C_0$ .



#### THERMAL INFORMATION

#### Thermally-Enhanced TSSOP-24 (PWP— PowerPAD™)

The thermally-enhanced PWP package is based on the 24-pin TSSOP, but includes a thermal pad [see Figure 33(c)] to provide an effective thermal contact between the IC and the printed wiring board (PWB).

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally-enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.




Figure 33. Views of Thermally-Enhanced PWP Package

Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air (reference Figure 35(a), 8 cm² of copper heat sink and natural convection). Increasing the heat-sink size increases the power dissipation range for the component. The power dissipation limit can be further improved by adding airflow to a PWB/IC assembly (see Figure 34 and Figure 35). The line drawn at 0.3 cm² in Figure 34 and Figure 35 indicates performance at the minimum recommended heat-sink size, illustrated in Figure 36.



The thermal pad is directly connected to the substrate of the IC, which for the TPS703xx series is a secondary electrical connection to device ground. The heat-sink surface that is added to the PWP can be a ground plane or left electrically isolated. In TO220-type surface-mount packages, the thermal connection is also the primary electrical connection for a given terminal which is not always ground. The PWP package provides up to 24 independent leads that can be used as inputs and outputs (**Note:** leads 1, 12, 13, and 24 are internally connected to the thermal pad and the IC substrate).

## THERMAL RESISTANCE VS COPPER HEATSINK AREA




Figure 34.







Figure 35. Power Ratings of the PWP Package at Ambient Temperatures of +25°C, +55°C, and +105°C



Figure 36 is an example of a thermally-enhanced PWB layout for use with the new PWP package. This board configuration was used in the thermal experiments that generated the power ratings shown in Figure 34 and Figure 35. As discussed earlier, copper has been added on the PWB to conduct heat away from the device.  $R_{\theta,JA}$  for this assembly is illustrated in Figure 34 as a function of heat-sink area. A family of curves is included to illustrate the effect of airflow introduced into the system.



Board thickness 62 mils

Board size 3.2 in × 3.2 in

Board material FR4

Copper trace/heat sink 1 oz

Exposed pad mounting 63/67 tin/lead solder

Figure 36. PWB Layout (Including Copper Heatsink Area) for Thermally-Enhanced PWP Package

From Figure 34,  $R_{\theta JA}$  for a PWB assembly can be determined and used to calculate the maximum power-dissipation limit for the component/PWB assembly, with the equation:

$$P_{\text{D(max)}} = \frac{T_{\text{Jmax}} - T_{\text{A}}}{R_{\theta \text{JA(system)}}}$$

#### where:

T<sub>Jmax</sub> is the maximum specified junction temperature (+150°C absolute maximum limit, +125°C recommended operating limit) and T<sub>A</sub> is the ambient temperature.

 $P_{D(max)}$  should then be applied to the internal power dissipated by the TPS703xx regulator. The equation for calculating total internal power dissipation of the TPS703xx is:

$$P_{D(total)} = \left(V_{IN1} - V_{OUT1}\right) \times I_{OUT1} + V_{IN1} \times \frac{I_{Q}}{2} + \left(V_{IN2} - V_{OUT2}\right) \times I_{OUT2} + V_{IN2} \times \frac{I_{Q}}{2}$$
(2)

Since the quiescent current of the TPS703xx is very low, the second term is negligible, further simplifying the equation to:

$$P_{D(total)} = \left(V_{IN1} - V_{OUT1}\right) \times I_{OUT1} + \left(V_{IN2} - V_{OUT2}\right) \times I_{OUT2}$$
(3)

For the case where  $T_A = +55$ °C, airflow = 200 ft/min, copper heat-sink area = 4 cm², the maximum power-dissipation limit can be calculated. First, from Figure 34, we find the system  $R_{\theta JA}$  is +50°C/W; therefore, the maximum power-dissipation limit is:

$$P_{D(max)} = \frac{T_{Jmax} - T_{A}}{R_{\theta JA(system)}} = \frac{+125^{\circ}C - 55^{\circ}C}{+50^{\circ}C/W} = 1.4 \text{ W}$$
(4)

If the system implements a TPS703xx regulator, where  $V_{IN1} = 5.0V$ ,  $V_{IN2} = 2.8$  V,  $I_{OUT1} = 500$  mA, and  $I_{OUT2} = 800$  mA, the internal power dissipation is:

$$P_{D(total)} = \left(V_{IN1} - V_{OUT1}\right) \times I_{OUT1} + \left(V_{IN2} - V_{OUT2}\right) \times I_{OUT2}$$
$$= (5.0 - 3.3) \times 0.5 + (2.8 - 1.8) \times 0.8 = 1.65 \text{ W}$$
(5)



Comparing  $P_{D(total)}$  with  $P_{D(max)}$  reveals that the power dissipation in this example does not exceed the calculated limit. When it does, one of two corrective actions should be made: raising the power-dissipation limit by increasing the airflow or the heat-sink area, or lowering the internal power dissipation of the regulator by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters. This parameter is measured with the recommended copper heat sink pattern on a 4-layer PWB, 2 oz. copper traces on 4-in  $\times$  4-in ground layer. Simultaneous and continuous operation of both regulator outputs at full load may exceed the power dissipation rating of the PWP package.

#### **Mounting Information**

The primary requirement is to complete the thermal contact between the thermal pad and the PWB metal. The thermal pad is a solderable surface and is fully intended to be soldered at the time the component is mounted. Although voiding in the thermal-pad solder-connection is not desirable, up to 50% voiding is acceptable. The data included in Figure 34 and Figure 36 are for soldered connections with voiding between 20% and 50%. The thermal analysis shows no significant difference resulting from the variation in voiding percentage.

Figure 37 shows the solder-mask land pattern for the PWP package. The minimum recommended heat-sink area is also illustrated. This is simply a copper plane under the body extent of the package, including metal routed under terminals 1, 12, 13, and 24.




Figure 37. PWP Package Land Pattern



#### APPLICATION INFORMATION

#### **Sequencing Timing Diagrams**

This section provides a number of timing diagrams showing how this device functions in different configurations.


## Application conditions not shown in block diagram:


 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than  $V_{UVLO}$ ; SEQ is tied to logic low; PG1 is tied to MR2; MR1 is not used and is connected to  $V_{IN}$ .

#### **Explanation of timing diagrams:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic low, when  $\overline{\text{EN}}$  is taken to logic low,  $V_{\text{OUT1}}$  turns on.  $V_{\text{OUT2}}$  turns on after  $V_{\text{OUT1}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both

MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When EN returns to a logic high, both devices power down and both PG1 (tied to MR2) and RESET return to logic low.





NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.


Figure 38. Timing When SEQ = Low




 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is not used and is connected to  $V_{IN}$ .

#### **Explanation of timing diagrams:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken to logic low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120 ms delay. When  $\overline{\text{EN}}$  returns to logic high, both devices turn off and both PG1 (tied to  $\overline{\text{MR2}}$ ) and  $\overline{\text{RESET}}$  return to logic low.





NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.


Figure 39. Timing When SEQ = High




 $V_{\text{IN1}}$  and  $V_{\text{IN2}}$  are tied to the same fixed input voltage greater than  $V_{\text{UVLQ}}$ ; SEQ is tied to logic high; PG1 is tied to  $\overline{\text{MR2}}$ ; MR1 is initially at logic high but is eventually toggled.

#### **Explanation of timing diagrams:**

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$ turns on. V<sub>OUT1</sub> turns on after V<sub>OUT2</sub> reaches 83% of its regulated output voltage. When V<sub>OUT1</sub> reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both V<sub>OUT1</sub> and V<sub>OUT2</sub> reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When MR1 is taken low, RESET returns to logic low but the outputs remain in regulation. When MR1 returns to logic high, because both  $V_{\text{OUT1}}$  and V<sub>OUT2</sub> remain above 95% of their respective regulated output voltages and MR2 (tied to PG1) remains at logic high, RESET is pulled to logic high after a 120 ms delay.





NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.


Figure 40. Timing When MR1 is Toggled




 $V_{\text{IN1}}$  and  $V_{\text{IN2}}$  are tied to the same fixed input voltage greater than  $V_{\text{UVLO}}$ ; SEQ is tied to logic high; PG1 is tied to  $\overline{\text{MR2}}$ ;  $\overline{\text{MR1}}$  is not used and is connected to  $V_{\text{IN}}$ .

#### **Explanation of timing diagrams:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120 ms delay. When a fault on  $V_{\text{OUT1}}$  causes it to fall below 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic low.





NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.


Figure 41. Timing When a Fault Occurs on Vout1




 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is not used and is connected to  $V_{IN}$ .

#### **Explanation of timing diagrams:**

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when  $\overline{EN}$  is taken low, V<sub>OUT2</sub>turns on. V<sub>OUT1</sub> turns on after V<sub>OUT2</sub> reaches 83% of its regulated output voltage. When V<sub>OUT1</sub> reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both V<sub>OUT1</sub> and V<sub>OUT2</sub> reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When a fault on  $V_{\text{OUT2}}$  causes it to fall  $\frac{\text{below}}{\text{RESET}}$  95% of its regulated output voltage, RESET returns to logic low and  $V_{\text{OUT1}}$  begins to power down because SEQ is high. When V<sub>OUT1</sub> falls below 95% of its regulated output voltage, PG1 (tied to MR2) returns to logic low.





NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.


Figure 42. Timing When a Fault Occurs on V<sub>OUT2</sub>



#### APPLICATION INFORMATION

#### **Split Voltage DSP Application**

Figure 43 shows a typical application where the TPS70351 is powering up a DSP. In this application, by grounding the SEQ pin,  $V_{OUT1}$  (I/O) powers up first, and then  $V_{OUT2}$  (core).




NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 43. Application Timing Diagram (SEQ = Low)



Figure 44 shows a typical application where the TPS70351 is powering up a DSP. In this application, by pulling up the SEQ pin,  $V_{OUT2}$  (core) powers up first, and then  $V_{OUT1}$  (I/O).



NOTE A:  $t_1$ : Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 44. Application Timing Diagram (SEQ = High)



#### Input Capacitor

For a typical application, a ceramic input bypass capacitor (0.22  $\mu$ F to 1  $\mu$ F) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Because of the impedance of the input supply, large transient currents cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device turns off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

#### **Output Capacitor**

As with most LDO regulators, the TPS703xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value for  $V_{OUT1}$  is 22  $\mu F$  and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 800 m $\Omega$ . The minimum recommended capacitance value for  $V_{OUT2}$  is  $47\mu F$  and the ESR must be between 50 m $\Omega$  and 2  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Table 1 gives a partial listing of surface-mount capacitors suitable for use with the TPS703xx for fast transient response applications.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for user applications. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

Table 1. Partial Listing of TPS703xx-Compatible Surface-Mount Capacitors

VALUE	MANUFACTURER	MFR PART NO.
680 μF	Kemet	T510X6871004AS
470 μF	Sanyo	4TPB470M
150 μF	Sanyo	4TPC150M
220 μF	Sanyo	2R5TPC220M
100 μF	Sanyo	6TPC100M
68 μF	Sanyo	10TPC68M
68 μF	Kemet	T495D6861006AS
47 μF	Kemet	T495D4761010AS
33 μF	Kemet	T495C3361016AS
22 μF	Kemet	T495C2261010AS



#### Programming the TPS70302 Adjustable LDO Regulator


The output voltage of the TPS70302 adjustable regulators is programmed using external resistor dividers as shown in Figure 45.

Resistors R1 and R2 should be chosen for approximately a 50  $\mu$ A divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at approximately 50  $\mu$ A, and then calculate R1 using Equation 6:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2 \tag{6}$$

where:

V<sub>REF</sub> = 1.224 V typ (the internal reference voltage)



### OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	31.6	30.1	kΩ
3.3 V	51.1	30.1	kΩ
3.6 V	59.0	30.1	kΩ

Figure 45. TPS70302 Adjustable LDO Regulator Programming

#### **Regulator Protection**

Both TPS703xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS703xx also features internal current limiting and thermal protection. During normal operation, the TPS703xx regulator 1 limits output current to approximately 1.75 A (typ) and regulator 2 limits output current to approximately 3.8 A (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds +150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below +130°C (typ), regulator operation resumes.





www.ti.com

#### REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (December 2009) to Revision H	Page
Changed <i>Tube</i> transport media, quantity value from 70 to 60 in Ordering Information table	3
Changes from Revision F (September 2009) to Revision G	Page
Changed Dissipation Ratings table	4

www.ti.com

13-Aug-2021

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS70302PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70302	Samples
TPS70302PWPG4	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70302	Samples
TPS70302PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70302	Samples
TPS70302PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70302	Samples
TPS70345PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70345	Samples
TPS70345PWPG4	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70345	Samples
TPS70345PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70345	Samples
TPS70348PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70348	Samples
TPS70348PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70348	Samples
TPS70351PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70351	Samples
TPS70351PWPG4	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70351	Samples
TPS70351PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70351	Samples
TPS70358PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70358	Samples
TPS70358PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70358	Samples
TPS70358PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70358	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Jan-2022


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70302PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS70345PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS70348PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS70351PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS70358PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 5-Jan-2022




\*All dimensions are nominal

7 til diffictiolofio die floriffiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS70302PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
TPS70345PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
TPS70348PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
TPS70351PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
TPS70358PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0



www.ti.com 5-Jan-2022

## **TUBE**




\*All dimensions are nominal

All difficusions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS70302PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70302PWPG4	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70345PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70345PWPG4	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70348PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70351PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70351PWPG4	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS70358PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-27/AO 01/16


# PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

# PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE




#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-42/AO 01/16


# PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

📐 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated