

# TAS5782M 采用 96kHz 处理架构的 30W 立体声 D 类放大器

## 1 特性

- 灵活的音频 I/O 配置
  - 支持 I<sup>2</sup>S、TDM、LJ 和 RJ 数字输入
  - 支持采样速率
  - BD 放大器调制
  - 支持三线制数字音频接口（无需 MCLK）
- 高性能闭环架构（PVDD = 12V，R<sub>SPK</sub> = 8Ω，SPK\_GAIN = 20dB）
  - 闭环 = 更少的组件数/更小的解决方案尺寸
  - 空闲声道噪声 = 62μVRMS (A-Wtd)
  - 总谐波失真 + 噪声 (THD+N) = 0.2% (1W/1kHz)
  - 信噪比 (SNR) = 100dB A-Wtd（以 THD+N = 1% 为基准）
- 灵活处理 特性
  - 15 个 BiQuad/SmartEQ
  - 适用于 X-Over/EQ 的 2 x 5 个 BiQuad
  - 三波段高级动态范围压缩 (DRC) + 自动增益限制 (AGL)
  - 动态均衡和 SmartBass
  - 声场定位技术 (SFS)
  - 96kHz 处理器采样
- 通信 特性
  - 通过 I<sup>2</sup>C 端口实现软件模式控制
  - 两个地址选择引脚 – 多达 4 个器件
- 兼具稳定性和可靠性
  - 时钟误差、直流和短路保护
  - 过热和过流保护

## 2 应用

- 液晶显示屏 (LCD)、发光二极管 (LED) TV 和多用途监视器
- 条形音箱、扩展坞和 PC 音频
- 无线低音炮、蓝牙扬声器和有源扬声器

## 3 说明

TAS5782M 器件是一款高性能、立体声闭环 D 类放大器，集成采用 96kHz 架构的音频处理器。为实现数模转换，该器件采用了应用 Burr-Brown™ 技术的高性能数模转换器 (DAC) 该器件仅需两个电源：一个是用于低压电路的 DVDD，另一个是用于高压电路的 PVDD。它采用标准的 I<sup>2</sup>C 通信软件控制端口实现控制。

输出金属氧化物半导体场效应晶体管 (MOSFET) 的 90mΩ r<sub>DS(on)</sub> 兼顾散热性能与器件成本，二者相得益彰。此外，该器件采用耐热增强型 48 引脚薄型小外形尺寸 (TSSOP)，在现代消费类电子器件的较高工作环境温度下展现出优异的性能。


### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TAS5782M	TSSOP (48)	12.50mm x 6.10mm


(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

### 简化框图

#### TAS5782M



### 10% THD+N 时的功率与 PVDD 间的关系<sup>(1)</sup>



(1) 在 TAS5782MEVM 电路板中进行了测试。



## 目录

<b>1</b>	特性 .....	<b>1</b>	9.1	Overview .....	<b>34</b>
<b>2</b>	应用 .....	<b>1</b>	9.2	Functional Block Diagram .....	<b>34</b>
<b>3</b>	说明 .....	<b>1</b>	9.3	Feature Description .....	<b>35</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	9.4	Device Functional Modes .....	<b>56</b>
<b>5</b>	<b>Device Comparison Table</b> .....	<b>3</b>	<b>10</b>	<b>Application and Implementation</b> .....	<b>59</b>
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	10.1	Application Information .....	<b>59</b>
6.1	Internal Pin Configurations .....	<b>6</b>	10.2	Typical Applications .....	<b>61</b>
<b>7</b>	<b>Specifications</b> .....	<b>9</b>	<b>11</b>	<b>Power Supply Recommendations</b> .....	<b>70</b>
7.1	Absolute Maximum Ratings .....	<b>9</b>	11.1	Power Supplies .....	<b>70</b>
7.2	ESD Ratings .....	<b>9</b>	<b>12</b>	<b>Layout</b> .....	<b>72</b>
7.3	Recommended Operating Conditions .....	<b>10</b>	12.1	Layout Guidelines .....	<b>72</b>
7.4	Thermal Information .....	<b>10</b>	12.2	Layout Example .....	<b>74</b>
7.5	Electrical Characteristics .....	<b>11</b>	<b>13</b>	<b>Register Maps</b> .....	<b>80</b>
7.6	Power Dissipation Characteristics .....	<b>15</b>	13.1	Registers - Page 0 .....	<b>80</b>
7.7	MCLK Timing .....	<b>20</b>	13.2	Registers - Page 1 .....	<b>116</b>
7.8	Serial Audio Port Timing – Slave Mode .....	<b>20</b>	<b>14</b>	<b>器件和文档支持</b> .....	<b>120</b>
7.9	Serial Audio Port Timing – Master Mode .....	<b>21</b>	14.1	器件支持 .....	<b>120</b>
7.10	I <sup>2</sup> C Bus Timing – Standard .....	<b>21</b>	14.2	接收文档更新通知 .....	<b>120</b>
7.11	I <sup>2</sup> C Bus Timing – Fast .....	<b>21</b>	14.3	社区资源 .....	<b>121</b>
7.12	SPK_MUTE Timing .....	<b>22</b>	14.4	商标 .....	<b>121</b>
7.13	Typical Characteristics .....	<b>24</b>	14.5	静电放电警告 .....	<b>121</b>
<b>8</b>	<b>Parametric Measurement Information</b> .....	<b>33</b>	14.6	Glossary .....	<b>121</b>
<b>9</b>	<b>Detailed Description</b> .....	<b>34</b>	<b>15</b>	<b>机械、封装和可订购信息</b> .....	<b>121</b>

## 4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Original (March 2017) to Revision A</b>	<b>Page</b>
• Added missing cross references to the <i>Quick Reference Table</i> .....	<b>24</b>
• Changed Changed the Volume Ramp Up/Down Step default value to 11 .....	<b>50</b>
• Changed 5th bit of the <i>I<sup>2</sup>C Slave Address</i> table .....	<b>54</b>
• Added <i>DSP Book, Page, and Register Update</i> section .....	<b>56</b>
• Deleted Page 0 Registers 0x0A, 0x50, 0x51, 0x52, and 0x54 .....	<b>80</b>
• Changed the PLLE bit type of <i>Register 4</i> from R to R/W .....	<b>81</b>
• Changed Bit configuration of Register 0x14 .....	<b>88</b>
• Changed PJDV bit in <i>Register 21</i> from 5-4 to 5-0 .....	<b>89</b>
• Changed Reset value of Register 0x3D to '00110000' .....	<b>98</b>
• Changed Bit configuration of Register 0x5D .....	<b>112</b>
• Deleted Page 1 Registers 0x05 and 0x08 .....	<b>116</b>

## 5 Device Comparison Table

DEVICE NAME	MODULATION STYLE	PROCESSING TYPE
TAS5782MDCA	BD Modulation	100 MIPs, Flexible Process flow (Uses mixture of RAM and ROM components to create several process flows)
TAS5754MDCA	1SPW (Ternary)	50 MIPs, HybridFlow (Uses mixture of RAM and ROM components to create several process flows)
TAS5756MDCA	BD Modulation	50 MIPs, HybridFlow (Uses mixture of RAM and ROM components to create several process flows)
TAS5766MDCA	BD Modulation	50 MIPs, Fixed-Function (Uses single ROM image of process flow)

## 6 Pin Configuration and Functions



### Pin Functions

PIN		TYPE <sup>(1)</sup>	INTERNAL TERMINATION	DESCRIPTION
NAME	NO.			
ADR0	26	DI		Sets the LSB of the I <sup>2</sup> C address to 0 if pulled to GND, to 1 if pulled to DVDD
ADR1	20	DI		Sets the second LSB of the I <sup>2</sup> C address to 0 if pulled to GND, to 1 if pulled to DVDD
AGND	10	G	—	Ground reference for analog circuitry <sup>(2)</sup>
	15			
AVDD	14	P	Figure 2	Power supply for internal analog circuitry
BSTRPA–	1	P	Figure 3	Connection point for the SPK_OUTA– bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTA–
BSTRPA+	5	P		Connection point for the SPK_OUTA+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTA+
BSTRPB–	48	P		Connection point for the SPK_OUTB– bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTB–
BSTRPB+	44	P		Connection point for the SPK_OUTB+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTB+
CN	34	P	Figure 14	Negative pin for capacitor connection used in the line-driver charge pump
CP	32	P	Figure 13	Positive pin for capacitor connection used in the line-driver charge pump
CPVDD	31	P	Figure 2	Power supply for charge pump circuitry
CPVSS	35	P	Figure 14	–3.3-V supply generated by charge pump for the DAC
DAC_OUTA	13	AO	Figure 8	Single-ended output for Channel A of the DAC
DAC_OUTB	36	AO		Single-ended output for Channel B of the DAC
DGND	29	G	—	Ground reference for digital circuitry. Connect this pin to the system ground.
DVDD	30	P	Figure 2	Power supply for the internal digital circuitry
DVDD_REG	28	P	Figure 15	Voltage regulator derived from DVDD supply for use for internal digital circuitry. This pin is provided as a connection point for filtering capacitors for this supply and must not be used to power any external circuitry.
GND	33	G	—	Ground pin for device. This pin should be connected to the system ground.
GPIO0	18	DI/O		General purpose input/output pins (GPIOx). Refer to GPIO registers for configuration.
GPIO2	21			
GVDD_REG	8	P	Figure 5	Voltage regulator derived from PVDD supply to generate the voltage required for the gate drive of output MOSFETs. This pin is provided as a connection point for filtering capacitors for this supply and must not be used to power any external circuitry.
LRCK/FS	25	DI/O	Figure 11	Word select clock for the digital signal that is active on the serial port's input data line. In I <sup>2</sup> S, LJ, and RJ, this corresponds to the left channel and right channel boundary. In TDM mode, this corresponds to the frame sync boundary.
MCLK	22	DI		Master clock used for internal clock tree and sub-circuit and state machine clocking
PGND	3	G	—	Ground reference for power device circuitry. Connect this pin to the system ground.
	39			
	46			
PVDD	6	P	Figure 1	Power supply for internal power circuitry
	7			
	41			
	42			
	43			
RESET	19	DI	Figure 17	Device reset input. Pull down to reset, pull up to activate device.
SCL	17	DI	Figure 10	I <sup>2</sup> C serial control port clock
SCLK	23	DI/O	Figure 11	Bit clock for the digital signal that is active on the input data line of the serial data port
SDA	16	DI/O	Figure 9	I <sup>2</sup> C serial control port data
SDIN	24	D1	Figure 11	Data line to the serial data port
SPK_INA–	11	AI	Figure 7	Negative pin for differential speaker amplifier input A
SPK_INA+	12	AI		Positive pin for differential speaker amplifier input A
SPK_INB–	38	AI		Negative pin for differential speaker amplifier input B
SPK_INB+	37	AI		Positive pin for differential speaker amplifier input B


(1) AI = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, DI/O = Digital Bi-directional (input and output), P = Power, G = Ground (0 V)

(2) This pin should be connected to the system ground.

Pin Functions (continued)


PIN		TYPE <sup>(1)</sup>	INTERNAL TERMINATION	DESCRIPTION
NAME	NO.			
SPK_FAULT	40	DO	Figure 16	Fault pin which is pulled low when an overcurrent, overtemperature, or DC detect fault occurs
SPK_GAIN/FREQ	9	AI	Figure 6	Sets the gain and switching frequency of the speaker amplifier, latched in upon start-up of the device.
SPK_OUTA-	2	AO	Figure 4	Negative pin for differential speaker amplifier output A
SPK_OUTA+	4	AO		Positive pin for differential speaker amplifier output A
SPK_OUTB-	47	AO		Negative pin for differential speaker amplifier output B
SPK_OUTB+	45	AO		Positive pin for differential speaker amplifier output B
SPK_MUTE	27	I	Figure 12	Speaker amplifier mute which must be pulled low (connected to DGND) to mute the device and pulled high (connected to DVDD) to unmute the device.
PowerPAD	—	G	—	Provides both electrical and thermal connection from the device to the board. A matching ground pad must be provided on the PCB and the device connected to it through solder. For proper electrical operation, this ground pad must be connected to the system ground.

6.1 Internal Pin Configurations




Copyright © 2016, Texas Instruments Incorporated

Figure 1. PVDD Pins




Copyright © 2016, Texas Instruments Incorporated

Figure 2. AVDD, DVDD and CPVDD Pins



Copyright © 2016, Texas Instruments Incorporated


Figure 3. BSTRPxx Pins



Copyright © 2016, Texas Instruments Incorporated


Figure 4. SPK\_OUTxx Pins

Internal Pin Configurations (continued)




Copyright © 2016, Texas Instruments Incorporated

Figure 5. GVDD\_REG Pin




Copyright © 2016, Texas Instruments Incorporated

Figure 6. SPK\_GAIN/FREQ Pin




Copyright © 2016, Texas Instruments Incorporated

Figure 7. SPK\_INxx Pins




Copyright © 2016, Texas Instruments Incorporated

Figure 8. DAC\_OUTx Pins



Copyright © 2016, Texas Instruments Incorporated


Figure 9. SDA Pin



Copyright © 2016, Texas Instruments Incorporated


Figure 10. SCL Pin

**Internal Pin Configurations (continued)**




Copyright © 2016, Texas Instruments Incorporated

**Figure 11. SCLK, MCLK, SDIN, and LRCK/FS Pins**




Copyright © 2016, Texas Instruments Incorporated

**Figure 12. SPK\_MUTE Pin**




Copyright © 2016, Texas Instruments Incorporated

**Figure 13. CP Pin**




Copyright © 2016, Texas Instruments Incorporated

**Figure 14. CN and CPVSS Pins**



Copyright © 2016, Texas Instruments Incorporated


**Figure 15. DVDD\_REG Pin**



Copyright © 2016, Texas Instruments Incorporated

**Figure 16. SPK\_FAULT Pin**

## Internal Pin Configurations (continued)



Copyright © 2016, Texas Instruments Incorporated  
**Figure 17. RESET Pin**

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Free-air room temperature 25°C (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
DVDD, AVDD, CPVDD	Low-voltage digital, analog, charge pump supply	-0.3	3.9	V
PVDD	PVDD supply	-0.3	30	V
V <sub>I(AmpCtrl)</sub>	Input voltage for SPK_GAIN/FREQ and $\overline{\text{SPK\_FAULT}}$ pins	-0.3	V <sub>GVDD</sub> + 0.3	V
V <sub>I(DigIn)</sub>	DVDD referenced digital inputs <sup>(2)</sup>	-0.5	V <sub>DVDD</sub> + 0.5	V
V <sub>I(SPK_INxx)</sub>	Analog input into speaker amplifier	-0.3	6.3	V
V <sub>I(SPK_OUTxx)</sub>	Voltage at speaker output pins	-0.3	32	V
	Ambient operating temperature, T <sub>A</sub>	-25	85	°C
T <sub>J</sub>	Operating junction temperature, digital die	-40	125	°C
	Operating junction temperature, power die	-40	165	°C
T <sub>stg</sub>	Storage temperature	-40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) DVDD referenced digital pins include: ADR0, ADR1, GPIO0, GPIO2, LRCK/FS, MCLK, RESET, SCL, SCLK, SDA, SDIN, and SPK\_MUTE.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Free-air room temperature 25°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
V <sub>(POWER)</sub>	Power supply inputs	DVDD, AVDD, CPVDD	2.9		3.63	V
		PVDD	4.5		26.4	
R <sub>SPK</sub>	Minimum speaker load	BTL Mode	3			Ω
		PBTL Mode	2			Ω
V <sub>IH(DigIn)</sub>	Input logic high for DVDD referenced digital inputs <sup>(1)(2)</sup>	0.9 × V <sub>DVDD</sub>		V <sub>DVDD</sub>	V	
V <sub>IL(DigIn)</sub>	Input logic low for DVDD referenced digital inputs <sup>(1)(3)</sup>	V <sub>DVDD</sub>	0	0.1 × V <sub>DVDD</sub>	V	
L <sub>OUT</sub>	Minimum inductor value in LC filter under short-circuit condition	1	4.7		μH	

- (1) DVDD referenced digital pins include: ADR0, ADR1, GPIO0, GPIO2, LRCK/FS, MCLK,  $\overline{\text{RESET}}$ , SCL, SCLK, SDA, SDIN, and SPK\_MUTE.
- (2) The best practice for driving the input pins of the TAS5782M device is to power the drive circuit or pullup resistor from the same supply which provides the DVDD power supply.
- (3) The best practice for driving the input pins of the TAS5782M device low is to pull them down, either actively or through pull-down resistors to the system ground.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TAS5782M DCA (TSSOP) 48 PINS			UNIT	
	JEDEC STANDARD 2-LAYER PCB	JEDEC STANDARD 4-LAYER PCB	TAS5782MEVM 4-LAYER PCB		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	41.8	27.6	19.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	14.4	14.4	14.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	9.4	9.4	9.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.6	0.6	2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.1	9.3	4.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

Free-air room temperature 25°C (unless otherwise noted) Measurements were made using TAS5782MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 40 kHz brickwall filter. The device output PWM frequency was set to 768 kHz unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DIGITAL I/O</b>						
IIH 1	Input logic high current level for DVDD referenced digital input pins <sup>(1)</sup>	$V_{IN(DigIn)} = V_{DVDD}$			10	μA
IIL 1	Input logic low current level for DVDD referenced digital input pins <sup>(1)</sup>	$V_{IN(DigIn)} = 0\text{ V}$			-10	μA
$V_{IH1}$	Input logic high threshold for DVDD referenced digital inputs <sup>(1)</sup>		70%			$V_{DVDD}$
$V_{IL1}$	Input logic low threshold for DVDD referenced digital inputs <sup>(1)</sup>				30%	$V_{DVDD}$
$V_{OH(DigOut)}$	Output logic high voltage level <sup>(1)</sup>	$I_{OH} = 4\text{ mA}$	80%			$V_{DVDD}$
$V_{OL(DigOut)}$	Output logic low voltage level <sup>(1)</sup>	$I_{OH} = -4\text{ mA}$			22%	$V_{DVDD}$
$V_{OL(SP\_FAULT)}$	Output logic low voltage level for SPK_FAULT	With 100-kΩ pullup resistor			0.8	V
GVDD_REG	GVDD regulator voltage			7		V
<b>I<sup>2</sup>C CONTROL PORT</b>						
$C_L(I2C)$	Allowable load capacitance for each I <sup>2</sup> C Line				400	pF
$f_{SCL(fast)}$	Support SCL frequency	No wait states, fast mode			400	kHz
$f_{SCL(slow)}$	Support SCL frequency	No wait states, slow mode			100	kHz
$V_{NH}$	Noise margin at High level for each connected device (including hysteresis)		$0.2 \times V_{DD}$			V
<b>MCLK AND PLL SPECIFICATIONS</b>						
$D_{MCLK}$	Allowable MCLK duty cycle		40%		60%	
$f_{MCLK}$	Supported MCLK frequencies	Up to 50 MHz	128		512	$f_s^{(2)}$
$f_{PLL}$	PLL input frequency	Clock divider uses fractional divide $D > 0, P = 1$	6.7		20	MHz
		Clock divider uses integer divide $D = 0, P = 1$	1		20	
<b>SERIAL AUDIO PORT</b>						
$t_{DLY}$	Required LRCK/FS to SCLK rising edge delay		5			ns
$D_{SCLK}$	Allowable SCLK duty cycle		40%		60%	
$f_s$	Supported input sample rates		8		96	kHz
$f_{SCLK}$	Supported SCLK frequencies		32		64	$f_s^{(2)}$
$f_{SCLK}$	SCLK frequency	Either master mode or slave mode			24.576	MHz
<b>SPEAKER AMPLIFIER (ALL OUTPUT CONFIGURATIONS)</b>						
$A_{V(SP\_AMP)}$	Speaker amplifier gain	SPK_GAIN/FREQ voltage < 3 V, see <a href="#">Adjustable Amplifier Gain and Switching Frequency Selection</a>		20		dBV
		SPK_GAIN/FREQ voltage > 3.3 V, see <a href="#">Adjustable Amplifier Gain and Switching Frequency Selection</a>		26		
$\Delta A_{V(SP\_AMP)}$	Typical variation of speaker amplifier gain			±1		dBV

(1) DVDD referenced digital pins include: ADR0, ADR1, GPIO0, GPIO2, LRCK/FS, MCLK, RESET, SCL, SCLK, SDA, SDIN, and SPK\_MUTE.

(2) A unit of  $f_s$  indicates that the specification is the value listed in the table multiplied by the sample rate of the audio used in the TAS5782M device.

### Electrical Characteristics (continued)

Free-air room temperature 25°C (unless otherwise noted) Measurements were made using TAS5782MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 40 kHz brickwall filter. The device output PWM frequency was set to 768 kHz unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SPK\_AMP}$	Switching frequency of the speaker amplifier	Switching frequency depends on voltage presented at SPK_GAIN/FREQ pin and the clocking arrangement, including the incoming sample rate, see <a href="#">Adjustable Amplifier Gain and Switching Frequency Selection</a>	176.4		768	kHz
$K_{SVR}$	Power supply rejection ratio	Injected Noise = 50 Hz to 60 Hz, 200 mV <sub>P-P</sub> , Gain = 26 dB, input audio signal = digital zero		60		dB
$r_{DS(on)}$	Drain-to-source on resistance of the individual output MOSFETs	$V_{PVDD} = 24\text{ V}$ , $I_{(SPK\_OUT)} = 500\text{ mA}$ , $T_J = 25^\circ\text{C}$ , includes PVDD/PGND pins, leadframe, bondwires and metallization layers.		120		mΩ
		$V_{PVDD} = 24\text{ V}$ , $I_{(SPK\_OUT)} = 500\text{ mA}$ , $T_J = 25^\circ\text{C}$		90		
$OCE_{THRES}$	SPK_OUTxx overcurrent error threshold			7.5		A
$OTE_{THRES}$	Overtemperature error threshold			165		°C
$OCE_{CLRTIME}$	Time required to clear overcurrent error after error condition is removed.			1.3		s
$OTE_{CLRTIME}$	Time required to clear overtemperature error after error condition is removed.			1.3		s
$OVE_{THRES(PVDD)}$	PVDD overvoltage error threshold			27		V
$UVE_{THRES(PVDD)}$	PVDD undervoltage error threshold			4.3		V
<b>SPEAKER AMPLIFIER (STEREO BTL)</b>						
$ V_{OS} $	Amplifier offset voltage	Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 20 dB gain, $V_{PVDD} = 12\text{ V}$		2		mV
		Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 26 dB gain, $V_{PVDD} = 24\text{ V}$		5	15	
$I_{CN(SPK)}$	Idle channel noise	$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted		49		$\mu\text{V}_{RMS}$
		$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted		59		
		$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted		81		
		$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted		82		
$P_{O(SPK)}$	Output Power (Per Channel)	$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 4\ \Omega$ , THD+N = 0.1%		14		W
		$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , THD+N = 0.1%		8		
		$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 4\ \Omega$ , THD+N = 0.1%		23		
		$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , THD+N = 0.1%		13		
		$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 4\ \Omega$ , THD+N = 0.1%		34		
		$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , THD+N = 0.1%		20		
		$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 4\ \Omega$ , THD+N = 0.1%		40		
		$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , THD+N = 0.1%		33		

## Electrical Characteristics (continued)

Free-air room temperature 25°C (unless otherwise noted) Measurements were made using TAS5782MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 40 kHz brickwall filter. The device output PWM frequency was set to 768 kHz unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SNR	Signal-to-noise ratio (referenced to 0 dBFS input signal)		103		dB	
						$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted, -120 dBFS Input
						$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted, -120 dBFS Input
						$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted, -120 dBFS Input
THD+N <sub>SPK</sub>	Total harmonic distortion and noise				dB	
						$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 4\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
						$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
						$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 4\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
						$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
						$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 4\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
						$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
						$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 4\ \Omega$ , $P_O = 1\text{ W}$ , $f = 1\text{ kHz}$
X-talk <sub>SPK</sub>	Cross-talk (worst case between left-to-right and right-to-left coupling)				dB	
						$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , Input Signal 250 mVrms, 1-kHz Sine, across f(S)
						$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , Input Signal 250 mVrms, 1-kHz Sine, across f(S)
						$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , Input Signal 250 mVrms, 1-kHz Sine, across f(S)
SPEAKER AMPLIFIER (MONO PBTL)						
						$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , Input Signal 250 mVrms, 1-kHz Sine, across f(S)
						$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , Input Signal 250 mVrms, 1-kHz Sine, across f(S)
						$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , Input Signal 250 mVrms, 1-kHz Sine, across f(S)
V <sub>os</sub>	Amplifier offset voltage				mV	
						Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 20 dB gain, $V_{PVDD} = 12\text{ V}$
I <sub>CN</sub>	Idle channel noise				$\mu\text{V}_{RMS}$	
						Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 26 dB gain, $V_{PVDD} = 24\text{ V}$
						$V_{PVDD} = 12\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted
						$V_{PVDD} = 15\text{ V}$ , SPK_GAIN = 20 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted
						$V_{PVDD} = 19\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted
						$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted
						$V_{PVDD} = 24\text{ V}$ , SPK_GAIN = 26 dB, $R_{SPK} = 8\ \Omega$ , A-Weighted

### Electrical Characteristics (continued)

Free-air room temperature 25°C (unless otherwise noted) Measurements were made using TAS5782MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 40 kHz brickwall filter. The device output PWM frequency was set to 768 kHz unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
P <sub>O</sub>	Output power (per channel)	V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 2 Ω, THD+N = 0.1%, Unless otherwise noted		30		W
		V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 4 Ω, THD+N = 0.1%, Unless otherwise noted		16		
		V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 8 Ω, THD+N = 0.1%		9		
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 2 Ω, THD+N = 0.1%, Unless otherwise noted		44		
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 4 Ω, THD+N = 0.1%, Unless otherwise noted		22		
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, THD+N = 0.1%		13		
		V <sub>PVDD</sub> = 19 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 2 Ω, THD+N = 0.1%, Unless otherwise noted		50		
		V <sub>PVDD</sub> = 19 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 4 Ω, THD+N = 0.1%, Unless otherwise noted		36		
		V <sub>PVDD</sub> = 19 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, THD+N = 0.1%		20		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 2 Ω, THD+N = 0.1%, Unless otherwise noted		40		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 4 Ω, THD+N = 0.1%, Unless otherwise noted		61		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, THD+N = 0.1%		34		
SNR	Signal-to-noise ratio (referenced to 0 dBFS input signal)	V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 8 Ω, A-Weighted, -120 dBFS Input		105		dB
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, A-Weighted, -120 dBFS Input		104		
		V <sub>PVDD</sub> = 19 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, A-Weighted, -120 dBFS Input		105		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, A-Weighted, -120 dBFS Input		107		
THD+N	Total harmonic distortion and noise	V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 2 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.014%		
		V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 4 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.011%		
		V <sub>PVDD</sub> = 12 V, SPK_GAIN = 20 dB, R <sub>SPK</sub> = 8 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.014%		
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 2 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.015%		
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 4 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.013%		
		V <sub>PVDD</sub> = 15 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.015%		
		V <sub>PVDD</sub> = 19 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 2 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.018%		
		V, R <sub>SPK</sub> = 4 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.012%		
		V <sub>PVDD</sub> = 19 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.020%		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 2 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.028%		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 4 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.02%		
		V <sub>PVDD</sub> = 24 V, SPK_GAIN = 26 dB, R <sub>SPK</sub> = 8 Ω, P <sub>O</sub> = 1 W, f = 1kHz		0.027%		

## 7.6 Power Dissipation Characteristics

Free-air room temperature 25°C (unless otherwise noted)

V <sub>PVDD</sub> (V)	SPK_GAIN <sup>(1)(2)(3)</sup> (dBV)	f <sub>SPK_AMP</sub> (kHz)	STATE OF OPERATION	R <sub>SPK</sub> (Ω)	I <sub>PVDD</sub> <sup>(4)</sup> (mA)	I <sub>DVDD</sub> <sup>(5)</sup> (mA)	P <sub>DISS</sub> (W)
7.4	20	384	Idle	4	21.30	59.70	0.355
				6	21.33	59.68	0.355
				8	21.30	59.70	0.355
			Mute	4	21.33	58.82	0.352
				6	21.34	58.81	0.352
				8	21.36	58.81	0.352
			Standby	4	2.08	12.41	0.056
				6	2.11	12.41	0.057
				8	2.17	12.41	0.057
			Powerdown	4	2.03	0.730	0.017
				6	2.04	0.740	0.018
				8	2.06	0.740	0.018
		768	Idle	4	27.48	59.7	0.400
				6	27.49	59.73	0.401
				8	24.46	59.72	0.378
			Mute	4	27.50	58.8	0.398
				6	27.51	58.8	0.398
				8	27.52	58.81	0.398
			Standby	4	2.04	12.41	0.056
				6	2.08	12.41	0.056
				8	2.11	12.41	0.057
			Powerdown	4	2.06	0.73	0.018
				6	2.07	0.74	0.018
				8	2.08	0.74	0.018

(1) Mute: B0-P0-R3-D0,D4 = 1

(2) Standby: B0-P0-R2-D4 = 1

(3) Power down: B0-P0-R2-D0 = 1

(4) I<sub>PVDD</sub> refers to all current that flows through the PVDD supply for the DUT. Any other current sinks not directly related to the DUT current draw were removed.

(5) I<sub>DVDD</sub> refers to all current that flows through the DVDD (3.3-V) supply for the DUT. Any other current sinks not directly related to the DUT current draw were removed.

**Power Dissipation Characteristics (continued)**

Free-air room temperature 25°C (unless otherwise noted)

V <sub>PVDD</sub> (V)	SPK_GAIN <sup>(1)(2)(3)</sup> (dBV)	f <sub>SPK_AMP</sub> (kHz)	STATE OF OPERATION	R <sub>SPK</sub> (Ω)	I <sub>PVDD</sub> <sup>(4)</sup> (mA)	I <sub>DVDD</sub> <sup>(5)</sup> (mA)	P <sub>DISS</sub> (W)
11.1	20	384	Idle	4	24.33	59.74	0.467
				6	24.32	59.74	0.467
				8	24.36	59.70	0.467
			Mute	4	24.36	58.81	0.464
				6	24.32	58.82	0.464
				8	24.37	58.84	0.465
			Standby	4	3.58	12.40	0.081
				6	3.57	12.41	0.081
				8	3.58	12.42	0.081
			Powerdown	4	3.52	0.74	0.042
				6	3.52	0.74	0.042
				8	3.54	0.74	0.042
		768	Idle	4	30.70	59.70	0.538
				6	30.65	59.72	0.537
				8	30.67	59.71	0.537
			Mute	4	3.072	58.80	0.528
				6	30.69	58.81	0.535
				8	30.69	58.81	0.535
			Standby	4	3.54	12.40	0.080
				6	3.54	12.41	0.080
				8	3.58	12.42	0.081
			Powerdown	4	3.53	0.74	0.042
				6	3.53	0.74	0.042
				8	3.55	0.74	0.042

**Power Dissipation Characteristics (continued)**

Free-air room temperature 25°C (unless otherwise noted)

V <sub>pvdd</sub> (V)	SPK_GAIN <sup>(1)(2)(3)</sup> (dBV)	f <sub>SPK_AMP</sub> (kHz)	STATE OF OPERATION	R <sub>SPK</sub> (Ω)	I <sub>pvdd</sub> <sup>(4)</sup> (mA)	I <sub>DVDD</sub> <sup>(5)</sup> (mA)	P <sub>DISS</sub> (W)
12	20	384	Idle	4	25.07	59.72	0.498
				6	25.08	59.73	0.498
				8	25.10	59.71	0.498
			Mute	4	25.12	58.84	0.496
				6	25.08	58.82	0.495
				8	25.11	58.82	0.495
			Standby	4	3.92	12.40	0.088
				6	3.93	12.41	0.088
				8	3.94	12.41	0.088
			Powerdown	4	3.87	0.75	0.049
				6	3.85	0.74	0.049
				8	3.87	0.75	0.049
		768	Idle	4	31.31	59.72	0.573
				6	31.29	59.71	0.573
				8	31.31	59.74	0.573
			Mute	4	31.31	58.80	0.570
				6	31.33	58.81	0.570
				8	31.32	58.81	0.570
			Standby	4	3.88	12.40	0.087
				6	3.90	12.41	0.088
				8	3.91	12.41	0.088
			Powerdown	4	3.89	0.75	0.049
				6	3.91	0.74	0.049
				8	3.88	0.75	0.049

**TAS5782M**

ZHCSGH3A – MARCH 2016 – REVISED JULY 2017

[www.ti.com.cn](http://www.ti.com.cn)
**Power Dissipation Characteristics (continued)**

Free-air room temperature 25°C (unless otherwise noted)

V <sub>PVDD</sub> (V)	SPK_GAIN <sup>(1)(2)(3)</sup> (dBV)	f <sub>SPK_AMP</sub> (kHz)	STATE OF OPERATION	R <sub>SPK</sub> (Ω)	I <sub>PVDD</sub> <sup>(4)</sup> (mA)	I <sub>DVDD</sub> <sup>(5)</sup> (mA)	P <sub>DISS</sub> (W)
15	26	384	Idle	4	27.94	59.73	0.616
				6	27.91	59.75	0.616
				8	27.75	59.69	0.613
			Mute	4	27.98	58.84	0.614
				6	27.94	58.87	0.613
				8	27.88	58.85	0.612
			Standby	4	5.09	12.41	0.117
				6	5.12	12.41	0.118
				8	5.19	12.41	0.119
			Powerdown	4	5.02	0.74	0.078
				6	5.06	0.74	0.078
				8	5.14	0.74	0.080
		768	Idle	4	33.05	59.7	0.693
				6	33.03	59.72	0.693
				8	33.08	59.68	0.693
			Mute	4	33.03	58.81	0.690
				6	33.04	58.81	0.690
				8	33.05	58.80	0.690
			Standby	4	5.07	12.41	0.117
				6	5.09	12.41	0.117
				8	5.14	12.41	0.118
			Powerdown	4	5.02	0.74	0.078
				6	5.04	0.74	0.078
				8	5.09	0.74	0.079

**Power Dissipation Characteristics (continued)**

Free-air room temperature 25°C (unless otherwise noted)

V <sub>PD</sub> (V)	SPK_GAIN <sup>(1)(2)(3)</sup> (dBV)	f <sub>SPK_AMP</sub> (kHz)	STATE OF OPERATION	R <sub>SPK</sub> (Ω)	I <sub>PD</sub> <sup>(4)</sup> (mA)	I <sub>D</sub> <sup>(5)</sup> (mA)	P <sub>D</sub> (W)
19.6	26	384	Idle	4	32.27	59.77	0.830
				6	32.19	59.76	0.828
				8	32.08	59.75	0.826
			Mute	4	32.27	58.85	0.827
				6	32.24	58.87	0.826
				8	32.22	58.86	0.826
			Standby	4	6.95	12.40	0.177
				6	6.93	12.42	0.177
				8	7.00	12.41	0.178
			Powerdown	4	6.89	0.74	0.137
				6	6.90	0.74	0.138
				8	6.96	0.73	0.139
		768	Idle	4	34.99	59.74	0.883
				6	34.95	59.74	0.882
				8	34.97	59.71	0.882
			Mute	4	34.96	58.85	0.879
				6	34.98	58.83	0.880
				8	34.96	58.81	0.879
			Standby	4	6.93	12.40	0.177
				6	6.93	12.42	0.177
				8	6.98	12.41	0.178
			Powerdown	4	6.84	0.74	0.137
				6	6.89	0.74	0.137
				8	6.90	0.73	0.138

## Power Dissipation Characteristics (continued)

Free-air room temperature 25°C (unless otherwise noted)

V <sub>pvdd</sub> (V)	SPK_GAIN <sup>(1)(2)(3)</sup> (dBV)	f <sub>SPK_AMP</sub> (kHz)	STATE OF OPERATION	R <sub>SPK</sub> (Ω)	I <sub>pvdd</sub> <sup>(4)</sup> (mA)	I <sub>Dvdd</sub> <sup>(5)</sup> (mA)	P <sub>Diss</sub> (W)
24	26	384	Idle	4	36.93	59.80	1.084
				6	36.87	59.81	1.082
				8	36.77	59.76	1.080
			Mute	4	36.94	58.91	1.081
				6	36.89	58.89	1.080
				8	36.85	58.90	1.079
			Standby	4	8.73	12.40	0.250
				6	8.72	12.40	0.250
				8	8.71	12.40	0.250
			Powerdown	4	8.64	0.74	0.210
				6	8.66	0.74	0.210
				8	8.69	0.73	0.211
		768	Idle	4	36.84	59.73	1.081
				6	36.86	59.76	1.082
				8	36.83	59.78	1.081
			Mute	4	36.85	58.85	1.079
				6	36.84	58.84	1.078
				8	36.82	58.83	1.078
			Standby	4	8.66	12.40	0.249
				6	8.68	12.40	0.249
				8	8.71	12.40	0.250
			Powerdown	4	8.63	0.74	0.210
				6	8.64	0.74	0.210
				8	8.65	0.73	0.210

## 7.7 MCLK Timing

 See [Figure 18](#).

	MIN	NOM	MAX	UNIT
t <sub>MCLK</sub> MCLK period	20		1000	ns
t <sub>MCLKH</sub> MCLK pulse width, high	9			ns
t <sub>MCLKL</sub> MCLK pulse width, low	9			ns

## 7.8 Serial Audio Port Timing – Slave Mode

 See [Figure 19](#).

	MIN	NOM	MAX	UNIT
f <sub>SCLK</sub> SCLK frequency	1.024			MHz
t <sub>SCLK</sub> SCLK period	40			ns
t <sub>SCLKL</sub> SCLK pulse width, low	16			ns
t <sub>SCLKH</sub> SCLK pulse width, high	16			ns
t <sub>SL</sub> SCLK rising to LRCK/FS edge	8			ns
t <sub>LS</sub> LRCK/FS Edge to SCLK rising edge	8			ns
t <sub>SU</sub> Data setup time, before SCLK rising edge	8			ns
t <sub>DH</sub> Data hold time, after SCLK rising edge	8			ns
t <sub>DFS</sub> Data delay time from SCLK falling edge			15	ns

## 7.9 Serial Audio Port Timing – Master Mode

 See [Figure 20](#).

		MIN	NOM	MAX	UNIT
$t_{SCLK}$	SCLK period	40			ns
$t_{SCLKL}$	SCLK pulse width, low	16			ns
$t_{SCLKH}$	SCLK pulse width, high	16			ns
$t_{LRD}$	LRCK/FS delay time from to SCLK falling edge	-10		20	ns
$t_{SU}$	Data setup time, before SCLK rising edge	8			ns
$t_{DH}$	Data hold time, after SCLK rising edge	8			ns
$t_{DFS}$	Data delay time from SCLK falling edge			15	ns

## 7.10 I<sup>2</sup>C Bus Timing – Standard

		MIN	MAX	UNIT
$f_{SCL}$	SCL clock frequency		100	kHz
$t_{BUF}$	Bus free time between a STOP and START condition	4.7		$\mu$ s
$t_{LOW}$	Low period of the SCL clock	4.7		$\mu$ s
$t_{HI}$	High period of the SCL clock	4		$\mu$ s
$t_{RS-SU}$	Setup time for (repeated) START condition	4.7		$\mu$ s
$t_{S-HD}$	Hold time for (repeated) START condition	4		$\mu$ s
$t_{D-SU}$	Data setup time	250		ns
$t_{D-HD}$	Data hold time	0	900	ns
$t_{SCL-R}$	Rise time of SCL signal	$20 + 0.1C_B$	1000	ns
$t_{SCL-R1}$	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	$20 + 0.1C_B$	1000	ns
$t_{SCL-F}$	Fall time of SCL signal	$20 + 0.1C_B$	1000	ns
$t_{SDA-R}$	Rise time of SDA signal	$20 + 0.1C_B$	1000	ns
$t_{SDA-F}$	Fall time of SDA signal	$20 + 0.1C_B$	1000	ns
$t_{P-SU}$	Setup time for STOP condition	4		$\mu$ s

## 7.11 I<sup>2</sup>C Bus Timing – Fast



 See [Figure 21](#).

		MIN	MAX	UNIT
$f_{SCL}$	SCL clock frequency		400	kHz
$t_{BUF}$	Bus free time between a STOP and START condition	1.3		$\mu$ s
$t_{LOW}$	Low period of the SCL clock	1.3		$\mu$ s
$t_{HI}$	High period of the SCL clock	600		ns
$t_{RS-SU}$	Setup time for (repeated)START condition	600		ns
$t_{RS-HD}$	Hold time for (repeated)START condition	600		ns
$t_{D-SU}$	Data setup time	100		ns
$t_{D-HD}$	Data hold time	0	900	ns
$t_{SCL-R}$	Rise time of SCL signal	$20 + 0.1C_B$	300	ns
$t_{SCL-R1}$	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	$20 + 0.1C_B$	300	ns
$t_{SCL-F}$	Fall time of SCL signal	$20 + 0.1C_B$	300	ns
$t_{SDA-R}$	Rise time of SDA signal	$20 + 0.1C_B$	300	ns
$t_{SDA-F}$	Fall time of SDA signal	$20 + 0.1C_B$	300	ns
$t_{P-SU}$	Setup time for STOP condition	600		ns
$t_{SP}$	Pulse width of spike suppressed		50	ns

## 7.12 SPK\_MUTE Timing

 See [Figure 22](#).

		MIN	MAX	UNIT
$t_r$	Rise time		20	ns
$t_f$	Fall time		20	ns


**Figure 18. Timing Requirements for MCLK Input**

**Figure 19. Serial Audio Port Timing in Slave Mode**




Figure 20. Serial Audio Port Timing in Master Mode




Figure 21. I<sup>2</sup>C Communication Port Timing Diagram




Figure 22. SPK\_MUTE Timing Diagram for Soft Mute Operation via Hardware Pin

## 7.13 Typical Characteristics





All performance plots were taken using the TAS5782MEVM Board at room temperature, unless otherwise noted. The term "traditional LC filter" refers to the output filter that is present by default on the TAS5782MEVM Board.







**Table 1. Quick Reference Table**

OUTPUT CONFIGURATIONS	PLOT TITLE	FIGURE NUMBER
Bridge Tied Load (BTL) Configuration Curves	Frequency Response	<a href="#">Figure 42</a>
	Output Power vs PVDD	<a href="#">Figure 23</a>
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 24</a>
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 25</a>
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 26</a>
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 27</a>
	THD+N vs Power, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 28</a>
	THD+N vs Power, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 29</a>
	THD+N vs Power, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 30</a>
	THD+N vs Power, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 31</a>
	Idle Channel Noise vs PVDD	<a href="#">Figure 32</a>
	Efficiency vs Output Power	<a href="#">Figure 33</a>
	Efficiency vs Output Power	<a href="#">Figure 34</a>
	Efficiency vs Output Power	<a href="#">Figure 35</a>
	Idle Current Draw (Filterless) vs PVDD	<a href="#">Figure 36</a>
	Crosstalk vs. Frequency	<a href="#">Figure 37</a>
	PVDD PSRR vs Frequency	<a href="#">Figure 38</a>
	DVDD PSRR vs Frequency	<a href="#">Figure 39</a>
	AVDD PSRR vs Frequency	<a href="#">Figure 40</a>
	CPVDD PSRR vs Frequency	<a href="#">Figure 41</a>
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 43</a>	
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 44</a>	
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 45</a>	
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 46</a>	
Parallel Bridge Tied Load (PBTL) Configuration	Output Power vs PVDD	<a href="#">Figure 47</a>
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 48</a>
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 49</a>
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 50</a>
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 51</a>
	THD+N vs Power, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 52</a>
	THD+N vs Power, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 53</a>
	THD+N vs Power, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 54</a>
	THD+N vs Power, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 55</a>
	Idle Channel Noise vs PVDD	<a href="#">Figure 56</a>
	Efficiency vs Output Power	<a href="#">Figure 57</a>
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 60</a>
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 61</a>
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 62</a>
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 63</a>

### 7.13.1 Bridge Tied Load (BTL) Configuration Curves

Free-air room temperature 25°C (unless otherwise noted) Measurements were made using TAS5782MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 40-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM frequency set to 768 kHz, unless otherwise noted. For both the BTL plots and the PBTL plots, the LC filter used was 4.7  $\mu$ H / 0.68  $\mu$ F. Return to [Quick Reference Table](#).








Figure 33. Efficiency vs Output Power – BTL




Figure 34. Efficiency vs Output Power – BTL




Figure 35. Efficiency vs Output Power – BTL




Figure 36. Idle Current Draw (Filterless) vs  $V_{PVDD}$  – BTL




Figure 37. Crosstalk vs Frequency – BTL





Figure 38. PVDD PSRR vs Frequency – BTL


**TAS5782M**

ZHCSGH3A – MARCH 2016 – REVISED JULY 2017


www.ti.com.cn




**Figure 39. DVDD PSRR vs Frequency – BTL**




**Figure 40. AVDD PSRR vs Frequency – BTL**




**Figure 41. CPVDD PSRR vs Frequency – BTL**





**Figure 42. Gain vs Frequency – BTL**



**Figure 43. THD vs Frequency – BTL**



**Figure 44. THD vs Frequency - BTL**



### 7.13.2 Parallel Bridge Tied Load (PBTL) Configuration

Return to [Quick Reference Table](#).




Figure 47. Output Power vs PVDD – PBTL




Figure 48. THD+N vs Frequency – PBTL




Figure 49. THD+N vs Frequency – PBTL




Figure 50. THD+N vs Frequency – PBTL




Figure 51. THD+N vs Frequency – PBTL










Figure 52. THD+N vs Power – PBTL






Figure 59. Efficiency vs Output Power




Figure 60. THD vs Frequency – PBTL




Figure 61. THD vs Frequency – PBTL




Figure 62. THD vs Frequency – PBTL




Figure 63. THD vs Frequency – PBTL

## 8 Parametric Measurement Information

PARAMETER	FIGURE
Stereo BTL	<a href="#">图 80</a>
Mono PBTL	<a href="#">图 81</a>

## 9 Detailed Description

### 9.1 Overview

The TAS5782M device integrates 4 main building blocks together into a single cohesive device that maximizes sound quality, flexibility, and ease of use. The 4 main building blocks are listed below:


- A stereo audio DAC, boasting a strong Burr-Brown heritage with a highly flexible serial audio port.
- A  $\mu$ CDSP audio processing core, with different RAM and ROM options.
- A flexible closed-loop amplifier capable of operating in stereo or mono, at several different switching frequencies, and with a variety of output voltages and loads.
- An I<sup>2</sup>C control port for communication with the device

The device requires only two power supplies for proper operation. A DVDD supply is required to power the low-voltage digital and analog circuitry. Another supply, called PVDD, is required to provide power to the output stage of the audio amplifier. The operating range for these supplies is shown in the [Recommended Operating Conditions](#) table.

Communication with the device is accomplished through the I<sup>2</sup>C control port. A speaker amplifier fault line is also provided to notify a system controller of the occurrence of an overtemperature, overcurrent, or DC error in the speaker amplifier. Two digital GPIO pins are available for use. In the selectable process flows of the TAS5782M, the GPIO2 pin is used as an SDOUT terminal. The other GPIO is unused.

The  $\mu$ CDSP audio processing core is pre-programmed with a configurable DSP program. The PPC3 provides a means by which to manipulate the controls associated with that Process Flow.

### 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 9.3 Feature Description

#### 9.3.1 Power-on-Reset (POR) Function

The TAS5782M device has a power-on reset function. The power-on reset feature resets all of the registers to their default configuration as the device is powering up. When the low-voltage power supply used to power DVDD, AVDD, and CPVDD exceeds the POR threshold, the device sets all of the internal registers to their default values and holds them there until the device receives valid MCLK, SCLK, and LRCK/FS toggling for a period of approximately 4 ms. After the toggling period has passed, the internal reset of the registers is removed and the registers can be programmed via the I<sup>2</sup>C Control Port.

#### 9.3.2 Device Clocking

The TAS5782M devices have flexible systems for clocking. Internally, the device requires a number of clocks, mostly at related clock rates to function correctly. All of these clocks can be derived from the Serial Audio Interface in one form or another.





Figure 64. Audio Flow with Respective Clocks

Figure 64 shows the basic data flow at basic sample rate ( $f_s$ ). When the data is brought into the serial audio interface, the data is processed, interpolated and modulated to  $128 \times f_s$  before arriving at the current segments for the final digital to analog conversion.

Figure 65 shows the clock tree.

**Feature Description (continued)**

**Figure 65. TAS5782M Clock Distribution Tree**

The Serial Audio Interface typically has 4 connection pins which are listed as follows:

- MCLK (System Master Clock)
- SCLK (Bit Clock)
- LRCK/FS (Left Right Word Clock and Frame Sync)
- SDIN (Input Data)
- The output data, SDOUT, is presented on one of the GPIO pins.
- See the [GPIO Port and Hardware Control Pins](#) section)

The device has an internal PLL that is used to take either MCLK or SCLK and create the higher rate clocks required by the DSP and the DAC clock.


In situations where the highest audio performance is required, bringing MCLK to the device along with SCLK and LRCK/FS is recommended. The device should be configured so that the PLL is only providing a clock source to the DSP. All other clocks are then a division of the incoming MCLK. To enable the MCLK as the main source clock, with all others being created as divisions of the incoming MCLK, set the DAC CLK source Mux (SDAC in [Figure 65](#)) to use MCLK as a source, rather than the output of the MCLK/PLL Mux.

### 9.3.3 Serial Audio Port

#### 9.3.3.1 Clock Master Mode from Audio Rate Master Clock

In Master Mode, the device generates bit clock and left-right and frame sync clock and outputs them on the appropriate pins. To configure the device in master mode, first put the device into reset, then use registers SCLKO and LRKO (P0-R9). Then reset the LRCK/FS and SCLK divider counters using bits RSCLK and RLRK (P0-R12). Finally, exit reset.

[Figure 66](#) shows a simplified serial port clock tree for the device in master mode.

**Feature Description (continued)**


**Figure 66. Simplified Clock Tree for MCLK Sourced Master Mode**

In master mode, MCLK is an input and SCLK and LRCK/FS are outputs. SCLK and LRCK/FS are integer divisions of MCLK. Master mode with a non-audio rate master clock source requires external GPIO's to use the PLL in standalone mode. The PLL should be configured to ensure that the on-chip processor can be driven at the maximum clock rate. The master mode of operation is described in the [Clock Master from a Non-Audio Rate Master Clock](#) section.


When used with audio rate master clocks, the register changes that should be done include switching the device into master mode, and setting the divider ratio. An example of the master mode of operations is using 24.576 MHz MCLK as a master clock source and driving the SCLK and LRCK/FS with integer dividers to create 48 kHz sample rate clock output. In master mode, the DAC section of the device is also running from the PLL output. The TAS5782M device is able to meet the specified audio performance while using the internal PLL. However, using the MCLK CMOS oscillator source will have less jitter than the PLL.

To switch the DAC clocks (SDAC in the [Figure 65](#)) the following registers should be modified

- DAC and OSR Source Clock Register (P0-R14). Set to 0x30 (MCLK input, and OSR is set to whatever the DAC source is)
- The DAC clock divider should be  $16 f_s$ .
  - $16 \times 48 \text{ kHz} = 768 \text{ kHz}$
  - $24.576 \text{ MHz (MCLK in)} / 768 \text{ kHz} = 32$
  - Therefore, the divide ratio for register DDAC (P0-R28) should be set to 32. The register mapping gives  $0x00 = 1$ , therefore 32 must be converted to 0x1F (31dec).

### 9.3.3.2 Clock Master from a Non-Audio Rate Master Clock

The classic example here is running a 96-kHz sampling system. Given the clock tree for the device (shown in [Figure 65](#)), a non-audio clock rate cannot be brought into the MCLK to the PLL in master mode. Therefore, the PLL source must be configured to be a GPIO pin, and the output brought back into another GPIO pin.

**Feature Description (continued)**


**Figure 67. Generating Audio Clocks Using Non-Audio Clock Sources**

The clock flow through the system is shown in [Figure 67](#). The newly generated MCLK must be brought out of the device on a GPIO pin, then brought into the MCLK pin for integer division to create SCLK and LRCK/FS outputs.

**NOTE**

Pull-up resistors should be used on SCLK and LRCK/FS in master mode to ensure the device remains out of sleep mode.

**9.3.3.3 Clock Slave Mode with 4-Wire Operation (SCLK, MCLK, LRCK/FS, SDIN)**

The TAS5782M device requires a system clock to operate the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the MCLK input and supports up to 50 MHz. The TAS5782M device system-clock detection circuit automatically senses the system-clock frequency. Common audio sampling frequencies in the bands of 32 kHz, (44.1 – 48 kHz), (88.2 – 96 kHz) are supported.

**NOTE**

Values in the parentheses are grouped when detected, for example, 88.2 kHz and 96 kHz are detected as *double rate*, 32 kHz, 44.1 kHz and 48 kHz are detected as *single rate* and so on.

Also note, there is one process flow which has only a (1/2)X SRC.

In the presence of a valid bit MCLK, SCLK and LRCK/FS, the device automatically configures the clock tree and PLL to drive the  $\mu$ CDSP as required.

The sampling frequency detector sets the clock for the digital filter, Delta Sigma Modulator (DSM) and the Negative Charge Pump (NCP) automatically. [Table 2](#) shows examples of system clock frequencies for common audio sampling rates.

## Feature Description (continued)

MCLK rates that are not common to standard audio clocks, between 1 MHz and 50 MHz, are supported by configuring various PLL and clock-divider registers directly. In slave mode, auto clock mode should be disabled using P0-R37. Additionally, the user can be required to ignore clock error detection if external clocks are not available for some time during configuration or if the clocks presented on the pins of the device are invalid. The extended programmability allows the device to operate in an advanced mode in which the device becomes a clock master and drive the host serial port with LRCK/FS and SCLK, from a non-audio related clock (for example, using a setting of 12 MHz to generate 44.1 kHz [LRCK/FS] and 2.8224 MHz [SCLK]).

Table 2 shows the timing requirements for the system clock input. For optimal performance, use a clock source with low phase jitter and noise. For MCLK timing requirements, refer to the [Serial Audio Port Timing – Master Mode](#) section.

**Table 2. System Master Clock Inputs for Audio Related Clocks**

SAMPLING FREQUENCY	SYSTEM CLOCK FREQUENCY ( $f_{MCLK}$ ) (MHz)					
	64 $f_s$	128 $f_s$	192 $f_s$	256 $f_s$	384 $f_s$	512 $f_s$
8 kHz	See <sup>(1)</sup>	1.024 <sup>(2)</sup>	1.536 <sup>(2)</sup>	2.048	3.072	4.096
16 kHz		2.048 <sup>(2)</sup>	3.072 <sup>(2)</sup>	4.096	6.144	8.192
32 kHz		4.096 <sup>(2)</sup>	6.144 <sup>(2)</sup>	8.192	12.288	16.384
44.1 kHz		5.6488 <sup>(2)</sup>	8.4672 <sup>(2)</sup>	11.2896	16.9344	22.5792
48 kHz		6.144 <sup>(2)</sup>	9.216 <sup>(2)</sup>	12.288	18.432	24.576
88.2 kHz		11.2896 <sup>(2)</sup>	16.9344	22.5792	33.8688	45.1584
96 kHz		12.288 <sup>(2)</sup>	18.432	24.576	36.864	49.152

(1) This system clock rate is not supported for the given sampling frequency.

(2) This system clock rate is supported by PLL mode.

### 9.3.3.4 Clock Slave Mode with SCLK PLL to Generate Internal Clocks (3-Wire PCM)

#### 9.3.3.4.1 Clock Generation using the PLL

The TAS5782M device supports a wide range of options to generate the required clocks as shown in [Figure 65](#).

The clocks for the PLL require a source reference clock. This clock is sourced as the incoming SCLK or MCLK, a GPIO can also be used.

The source reference clock for the PLL reference clock is selected by programming the SRCREF value on P0-R13, D[6:4]. The TAS5782M device provides several programmable clock dividers to achieve a variety of sampling rates. See [Figure 65](#).

If PLL functionality is not required, set the PLEN value on P0-R4, D[0] to 0. In this situation, an external master clock is required.

**Table 3. PLL Configuration Registers**

CLOCK MULTIPLEXER		
REGISTER	FUNCTION	BITS
SREF	PLL Reference	B0-P0-R13-D[6:4]
DDSP	Clock divider	B0-P0-R27-D[6:0]
DSCLK	External SCLK Div	B0-P0-R32-D[6:0]
DLRK	External LRCK/FS Div	B0-P0-R33-D[7:0]

### 9.3.3.4.2 PLL Calculation

The TAS5782M device has an on-chip PLL with fractional multiplication to generate the clock frequency required by the Digital Signal Processing blocks. The programmability of the PLL allows operation from a wide variety of clocks that may be available in the system. The PLL input (PLLCKIN) supports clock frequencies from 1 MHz to 50 MHz and is register programmable to enable generation of required sampling rates with fine precision.

The PLL is enabled by default. The PLL can be enabled by writing to P0-R4, D[0]. When the PLL is enabled, the PLL output clock PLLCK is given by [Equation 1](#):

$$\text{PLLCK} = \frac{\text{PLLCKIN} \times R \times J.D}{P} \quad \text{or} \quad \text{PLLCK} = \frac{\text{PLLCKIN} \times R \times K}{P}$$

where

- R = 1, 2, 3, 4, ... , 15, 16
  - J = 4, 5, 6, . . . 63, and D = 0000, 0001, 0002, . . . 9999
  - K = [J value].[D value]
  - P = 1, 2, 3, ... 15
- (1)

R, J, D, and P are programmable. J is the integer portion of K (the numbers to the left of the decimal point), while D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of precision).

#### 9.3.3.4.2.1 Examples:

- If K = 8.5, then J = 8, D = 5000
- If K = 7.12, then J = 7, D = 1200
- If K = 14.03, then J = 14, D = 0300
- If K = 6.0004, then J = 6, D = 0004

When the PLL is enabled and D = 0000, **the following conditions must be satisfied:**

- $1 \text{ MHz} \leq (\text{PLLCKIN} / P) \leq 20 \text{ MHz}$
- $64 \text{ MHz} \leq (\text{PLLCKIN} \times K \times R / P) \leq 100 \text{ MHz}$
- $1 \leq J \leq 63$

When the PLL is enabled and D ≠ 0000, **the following conditions must be satisfied:**

- $6.667 \text{ MHz} \leq \text{PLLCKIN} / P \leq 20 \text{ MHz}$
- $64 \text{ MHz} \leq (\text{PLLCKIN} \times K \times R / P) \leq 100 \text{ MHz}$
- $4 \leq J \leq 11$
- R = 1

When the PLL is enabled,

- $f_s = (\text{PLLCKIN} \times K \times R) / (2048 \times P)$
- The value of N is selected so that  $f_s \times N = \text{PLLCKIN} \times K \times R / P$  is in the allowable range.

**Example:** MCLK = 12 MHz and  $f_s = 44.1 \text{ kHz}$ , (N=2048)

Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264

**Example:** MCLK = 12 MHz and  $f_s = 48.0 \text{ kHz}$ , (N=2048)

Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920

Values are written to the registers in [Table 4](#).

**Table 4. PLL Registers**

DIVIDER	FUNCTION	BITS
PLLE	PLL enable	P0-R4, D[0]
PPDV	PLL P	P0-R20, D[3:0]
PJDV	PLL J	P0-R21, D[5:0]
PDDV	PLL D	P0-R22, D[5:0]
		P0-R23, D[7:0]
PRDV	PLL R	P0-R24, D[3:0]

**Table 5. PLL Configuration Recommendations**

EQUATIONS	DESCRIPTION
$f_S$ (kHz)	Sampling frequency
$R_{MCLK}$	Ratio between sampling frequency and MCLK frequency (MCLK frequency = $R_{MCLK}$ x sampling frequency)
MCLK (MHz)	System master clock frequency at MCLK input (pin 20)
PLL VCO (MHz)	PLL VCO frequency as PLLCK in <a href="#">Figure 65</a>
P	One of the PLL coefficients in <a href="#">Equation 1</a>
PLL REF (MHz)	Internal reference clock frequency which is produced by MCLK / P
$M = K \times R$	The final PLL multiplication factor computed from K and R as described in <a href="#">Equation 1</a>
$K = J.D$	One of the PLL coefficients in <a href="#">Equation 1</a>
R	One of the PLL coefficients in <a href="#">Equation 1</a>
PLL $f_S$	Ratio between $f_S$ and PLL VCO frequency (PLL VCO / $f_S$ )
DSP $f_S$	Ratio between operating clock rate and $f_S$ (PLL $f_S$ / NMAC)
NMAC	The clock divider value in <a href="#">Table 3</a>
DSP CLK (MHz)	The operating frequency as DSPCK in <a href="#">Figure 65</a>
MOD $f_S$	Ratio between DAC operating clock frequency and $f_S$ (PLL $f_S$ / NDAC)
MOD f (kHz)	DAC operating frequency as DACCK in
NDAC	DAC clock divider value in <a href="#">Table 3</a>
DOSR	OSR clock divider value in <a href="#">Table 3</a> for generating OSRCK in <a href="#">Figure 65</a> . DOSR must be chosen so that MOD $f_S$ / DOSR = 16 for correct operation.
NCP	NCP (negative charge pump) clock divider value in <a href="#">Table 3</a>
CP f	Negative charge pump clock frequency ( $f_S \times \text{MOD } f_S / \text{NCP}$ )
% Error	Percentage of error between PLL VCO / PLL $f_S$ and $f_S$ (mismatch error). <ul style="list-style-type: none"> <li>This value is typically zero but can be non-zero especially when K is not an integer (D is not zero).</li> <li>This value can be non-zero only when the TAS5782M device acts as a master.</li> </ul>

The previous equations explain how to calculate all necessary coefficients and controls to configure the PLL. [Table 6](#) provides for easy reference to the recommended clock divider settings for the PLL as a Master Clock.

**Table 6. Recommended Clock Divider Settings for PLL as Master Clock**

$f_s$ (kHz)	$R_{MCLK}$	MCLK (MHz)	PLL VCO (MHz)	P	PLL REF (MHz)	$M = K \times R$	$K = J \times D$	R	PLL $f_s$	DSP $f_s$	NMAC	DSP CLK (MHz)	MOD $f_s$	MOD f (kHz)	NDAC	DOSR	% ERROR	NCP	CP f (kHz)
8	128	1.024	98.304	1	1.024	96	48	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	192	1.536	98.304	1	1.536	64	32	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	256	2.048	98.304	1	2.048	48	48	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	384	3.072	98.304	3	1.024	96	48	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	512	4.096	98.304	3	1.365	72	36	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	768	6.144	98.304	3	2.048	48	48	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	1024	8.192	98.304	3	2.731	36	36	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	1152	9.216	98.304	9	1.024	96	48	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	1536	12.288	98.304	9	1.365	72	36	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
2048	16.384	98.304	9	1.82	54	54	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536	
3072	24.576	98.304	9	2.731	36	36	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536	
11.025	128	1.4112	90.3168	1	1.411	64	32	2	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	192	2.1168	90.3168	3	0.706	128	32	4	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	256	2.8224	90.3168	1	2.822	32	32	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	384	4.2336	90.3168	3	1.411	64	32	2	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	512	5.6448	90.3168	3	1.882	48	48	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	768	8.4672	90.3168	3	2.822	32	32	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	1024	11.2896	90.3168	3	3.763	24	24	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	1152	12.7008	90.3168	9	1.411	64	32	2	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	1536	16.9344	90.3168	9	1.882	48	48	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
2048	22.5792	90.3168	9	2.509	36	36	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2	
3072	33.8688	90.3168	9	3.763	24	24	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2	
16	64	1.024	98.304	1	1.024	96	48	2	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	128	2.048	98.304	1	2.048	48	48	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	192	3.072	98.304	1	3.072	32	32	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	256	4.096	98.304	1	4.096	24	24	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	384	6.144	98.304	3	2.048	48	48	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	512	8.192	98.304	3	2.731	36	36	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	768	12.288	98.304	3	4.096	24	24	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	1024	16.384	98.304	3	5.461	18	18	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	1152	18.432	98.304	3	6.144	16	16	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	1536	24.576	98.304	9	2.731	36	36	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	2048	32.768	98.304	9	3.641	27	27	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
3072	49.152	98.304	9	5.461	18	18	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536	

**Table 6. Recommended Clock Divider Settings for PLL as Master Clock (continued)**

$f_s$ (kHz)	$R_{MCLK}$	MCLK (MHz)	PLL VCO (MHz)	P	PLL REF (MHz)	$M = K \times R$	$K = J \times D$	R	PLL $f_s$	DSP $f_s$	NMAC	DSP CLK (MHz)	MOD $f_s$	MOD $f$ (kHz)	NDAC	DOSR	% ERROR	NCP	CP $f$ (kHz)
22.05	64	1.4112	90.3168	1	1.411	64	32	2	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	128	2.8224	90.3168	1	2.822	32	32	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	192	4.2336	90.3168	3	1.411	64	32	2	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	256	5.6448	90.3168	1	5.645	16	16	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	384	8.4672	90.3168	3	2.822	32	32	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	512	11.2896	90.3168	3	3.763	24	24	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	768	16.9344	90.3168	3	5.645	16	16	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	1024	22.5792	90.3168	3	7.526	12	12	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	1152	25.4016	90.3168	9	2.822	32	32	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
1536	33.8688	90.3168	9	3.763	24	24	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2	
2048	45.1584	90.3168	9	5.018	18	18	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2	
32	32	1.024	98.304	1	1.024	96	48	2	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	48	1.536	98.304	1	1.536	64	16	4	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	64	2.048	98.304	1	2.048	48	24	2	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	128	4.096	98.304	1	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	192	6.144	98.304	3	2.048	48	48	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	256	8.192	98.304	2	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	384	12.288	98.304	3	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	512	16.384	98.304	3	5.461	18	18	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	768	24.576	98.304	3	8.192	12	12	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	1024	32.768	98.304	3	10.923	9	9	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	1152	36.864	98.304	9	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
1536	49.152	98.304	6	8.192	12	12	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536	
44.1	32	1.4112	90.3168	1	1.411	64	32	2	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	64	2.8224	90.3168	1	2.822	32	16	2	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	128	5.6448	90.3168	1	5.645	16	16	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	192	8.4672	90.3168	3	2.822	32	32	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	256	11.2896	90.3168	2	5.645	16	16	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	384	16.9344	90.3168	3	5.645	16	16	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	512	22.5792	90.3168	3	7.526	12	12	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	768	33.8688	90.3168	3	11.29	8	8	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
1024	45.1584	90.3168	3	15.053	6	6	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2	

**Table 6. Recommended Clock Divider Settings for PLL as Master Clock (continued)**

$f_s$ (kHz)	$R_{MCLK}$	MCLK (MHz)	PLL VCO (MHz)	P	PLL REF (MHz)	$M = K \times R$	$K = J \times D$	R	PLL $f_s$	DSP $f_s$	NMAC	DSP CLK (MHz)	MOD $f_s$	MOD $f$ (kHz)	NDAC	DOSR	% ERROR	NCP	CP $f$ (kHz)
48	32	1.536	98.304	1	1.536	64	32	2	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	64	3.072	98.304	1	3.072	32	16	2	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	128	6.144	98.304	1	6.144	16	16	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	192	9.216	98.304	3	3.072	32	32	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	256	12.288	98.304	2	6.144	16	16	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	384	18.432	98.304	3	6.144	16	16	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	512	24.576	98.304	3	8.192	12	12	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	768	36.864	98.304	3	12.288	8	8	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
96	1024	49.152	98.304	3	16.384	6	6	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	32	3.072	98.304	1	3.072	32	16	2	1024	512	2	49.152	64	6144	16	4	0	4	1536
	48	4.608	98.304	3	1.536	64	32	2	1024	512	2	49.152	64	6144	16	4	0	4	1536
	64	6.144	98.304	1	6.144	16	8	2	1024	512	2	49.152	64	6144	16	4	0	4	1536
	128	12.288	98.304	2	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	192	18.432	98.304	3	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	256	24.576	98.304	4	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	384	36.864	98.304	6	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
512	49.152	98.304	8	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536	

### 9.3.3.5 Serial Audio Port – Data Formats and Bit Depths

The serial audio interface port is a 3-wire serial port with the signals LRCK/FS (pin 25), SCLK (pin 23), and SDIN (pin 24). SCLK is the serial audio bit clock, used to clock the serial data present on SDIN into the serial shift register of the audio interface. Serial data is clocked into the TAS5782M device on the rising edge of SCLK. The LRCK/FS pin is the serial audio left/right word clock or frame sync when the device is operated in TDM Mode.

**Table 7. TAS5782M Audio Data Formats, Bit Depths and Clock Rates**

FORMAT	DATA BITS	MAXIMUM LRCK/FS FREQUENCY (kHz)	MCLK RATE (f <sub>s</sub> )	SCLK RATE (f <sub>s</sub> )
I <sup>2</sup> S/LJ/RJ	32, 24, 20, 16	Up to 96	128 to 3072 (≤ 50 MHz)	64, 48, 32
TDM	32, 24, 20, 16	Up to 48	128 to 3072	125, 256
		96	128 to 512	125, 256

The TAS5782M device requires the synchronization of LRCK/FS and system clock, but does not require a specific phase relation between LRCK/FS and system clock.

If the relationship between LRCK/FS and system clock changes more than ±5 MCLK, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until re-synchronization between LRCK/FS and system clock is completed.

If the relationship between LRCK/FS and SCLK are invalid more than 4 LRCK/FS periods, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until re-synchronization between LRCK/FS and SCLK is completed.

#### 9.3.3.5.1 Data Formats and Master/Slave Modes of Operation

The TAS5782M device supports industry-standard audio data formats, including standard I<sup>2</sup>S and left-justified. Data formats are selected via Register (P0-R40). All formats require binary two's complement, MSB-first audio data; up to 32-bit audio data is accepted. The data formats are detailed in [Figure 68](#) through [Figure 73](#).

The TAS5782M device also supports right-justified, and TDM data. I<sup>2</sup>S, LJ, RJ, and TDM are selected using Register (P0-R40). All formats require binary 2s complement, MSB-first audio data. Up to 32 bits are accepted. Default setting is I<sup>2</sup>S and 24 bit word length. The I<sup>2</sup>S slave timing is shown in [Figure 20](#).

shows a detailed timing diagram for the serial audio interface.

In addition to acting as a I<sup>2</sup>S slave, the TAS5782M device can act as an I<sup>2</sup>S master, by generating SCLK and LRCK/FS as outputs from the MCLK input. [Table 8](#) lists the registers used to place the device into Master or Slave mode. Please refer to the [Serial Audio Port Timing – Master Mode](#) section for serial audio Interface timing requirements in Master Mode. For Slave Mode timing, please refer to the [Serial Audio Port Timing – Slave Mode](#) section.

**Table 8. I<sup>2</sup>S Master Mode Registers**

REGISTER	FUNCTION
P0-R9-B0, B4, and B5	I <sup>2</sup> S Master mode select
P0-R32-D[6:0]	SCLK divider and LRCK/FS divider
P0-R33-D[7:0]	




Figure 68. Left Justified Audio Data Format




Figure 69. I<sup>2</sup>S Audio Data Format

The following data formats are only available in software mode.






Figure 70. Right Justified Audio Data Format



In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.


Figure 71. TDM 1 Audio Data Format



TDM Data Format with OFFSET = 1

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

**Figure 72. TDM 2 Audio Data Format**



TDM Data Format with OFFSET = N

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

**Figure 73. TDM 3 Audio Data Format**

### 9.3.3.6 Input Signal Sensing (Power-Save Mode)

The TAS5782M device has a zero-detect function. The zero-detect function can be applied to both channels of data as an AND function or an OR function, via controls provided in the control port in P0-R65-D[2:1]. Continuous Zero data cycles are counted by LRCK/FS, and the threshold of decision for analog mute can be set by P0-R59, D[6:4] for the data which is clocked in on the left frame of an I<sup>2</sup>S signal or Slot 1 of a TDM signal and P0-R59, D[2:0] for the data which is clocked in on the right frame of an I<sup>2</sup>S signal or Slot 2 of a TDM signal as shown in Table 10. Default values are 0 for both channels.

**Table 9. Zero Detection Mode**

ATMUTECTL	VALUE	FUNCTION
Bit : 2	0	Zero data triggers for the two channels for zero detection are ORed together.
	1 (Default)	Zero data triggers for the two channels for zero detection are ANDed together.
Bit : 1	0	Zero detection and analog mute are disabled for the data clocked in on the right frame of an I <sup>2</sup> S signal or Slot 2 of a TDM signal.
	1 (Default)	Zero detection analog mute are enabled for the data clocked in on the right frame of an I <sup>2</sup> S signal or Slot 2 of a TDM signal.
Bit : 0	0	Zero detection analog mute are disabled for the data clocked in on the left frame of an I <sup>2</sup> S signal or Slot 1 of a TDM signal.
	1 (Default)	Zero detection analog mute are enabled for the data clocked in on the left frame of an I <sup>2</sup> S signal or Slot 1 of a TDM signal.

**Table 10. Zero Data Detection Time**

ATMUTETIML OR ATMA	NUMBER OF LRCK/FS CYCLES	TIME at 48 kHz
0 0 0	1024	21 ms
0 0 1	5120	106 ms
0 1 0	10240	213 ms
0 1 1	25600	533 ms
1 0 0	51200	1.066 secs
1 0 1	102400	2.133 secs
1 1 0	256000	5.333 secs
1 1 1	512000	10.66 secs

### 9.3.4 Enable Device

To play audio after the device is powered up or reset the device must be enabled by writing book 0x00, page 0x00, register 0x02 to 0x00.

#### 9.3.4.1 Example

The following is a sample script for enabling the device:

```
#Enable DUT
w 90 00 00 #Go to page 0
w 90 7f 00 #Go to book 0
w 90 02 00 #Enable device
```

### 9.3.5 Volume Control

For more information regarding the TAS5782 flexible processing system, see the [TAS5782M Process Flows](#)

#### 9.3.5.1 DAC Digital Gain Control

Ramp-up frequency and ramp-down frequency can be controlled by P0-R63, D[7:6] and D[3:2] as shown in Table 11. Also ramp-up step and ramp-down step can be controlled by P0-R63, D[5:4] and D[1:0] as shown in Table 12.

**Table 11. Ramp Up or Down Frequency**

RAMP UP SPEED	EVERY N f <sub>s</sub>	COMMENTS	RAMP DOWN FREQUENCY	EVERY N f <sub>s</sub>	COMMENTS
00	1	Default	00	1	Default
01	2		01	2	
10	4		10	4	
11	Direct change		11	Direct change	

**Table 12. Ramp Up or Down Step**

RAMP UP STEP	STEP dB	COMMENTS	RAMP DOWN STEP	STEP dB	COMMENTS
00	4.0		00	-4.0	
01	2.0		01	-2.0	
10	1.0		10	-1.0	
11	0.5	Default	11	-0.5	Default

#### 9.3.5.1.1 Emergency Volume Ramp Down

Emergency ramp down of the volume is provided for situations such as I<sup>2</sup>S clock error and power supply failure. Ramp-down speed is controlled by P0-R64-D[7:6]. Ramp-down step can be controlled by P0-R64-D[5:4]. Default is ramp-down by every f<sub>s</sub> cycle with -4dB step.

#### 9.3.6 Adjustable Amplifier Gain and Switching Frequency Selection

The voltage divider between the GVDD\_REG pin and the SPK\_GAIN/FREQ pin is used to set the gain and switching frequency of the amplifier. Upon start-up of the device, the voltage presented on the SPK\_GAIN/FREQ pin is digitized and then decoded into a 3-bit word which is interpreted inside the TAS5782M device to correspond to a given gain and switching frequency. In order to change the SPK\_GAIN or switching frequency of the amplifier, the PVDD must be cycled off and on while the new voltage level is present on the SPK\_GAIN/FREQ pin.

Because the amplifier adds gain to both the signal and the noise present in the audio signal, the lowest gain setting that can meet voltage-limited output power targets should be used. Using the lowest gain setting ensures that the power target can be reached while minimizing the idle channel noise of the system. The switching frequency selection affects three important operating characteristics of the device. The three affected characteristics are the power dissipation in the device, the power dissipation in the inductor, and the target output filter for the application.

Higher switching frequencies typically result in slightly higher power dissipation in the TAS5782M device and lower dissipation in the inductor in the system, due to decreased ripple current through the inductor and increased charging and discharging current in device and parasitic capacitances. Switching at the higher of the available switching frequencies will result in lower overall dissipation in the system and lower operating temperature of the inductors. However, the thermally limited power output of the device can be decreased in this situation, because some of the TAS5782M device thermal headroom will be absorbed by the higher switching frequency. Conversely inductor heating can be reduced by using the higher switching frequency to reduce the ripple current.

Another advantage of increasing the switching frequency is that the higher frequency carrier signal can be filtered by an L-C filter with a higher corner frequency, leading to physically smaller components. Use the highest switching frequency that continues to meet the thermally limited power targets for the application. If thermal constraints require heat reduction in the TAS5782M device, use a lower switching rate.

The switching frequency of the speaker amplifier is dependent on an internal synchronizing signal, (f<sub>SYNC</sub>), which is synchronous with the sample rate. The rate of the synchronizing signal is also dependent on the sample rate. Refer to [Table 13](#) below for details regarding how the sample rates correlate to the synchronizing signal.

**Table 13. Sample Rates vs Synchronization Signal**

SAMPLE RATE [kHz]	f <sub>SYNC</sub> [kHz]
8	96
16	
32	
48	
96	
192	
11.025	88.2
22.05	
44.1	
88.2	

Table 14 summarizes the de-code of the voltage presented to the SPK\_GAIN/FREQ pin. The voltage presented to the SPK\_GAIN/FREQ pin is latched in upon startup of the device. Subsequent changes require power cycling the device. A gain setting of 20 dB is recommended for nominal supply voltages of 13 V and lower, while a gain of 26 dB is recommended for supply voltages up to 26.4 V. Table 14 shows the voltage required at the SPK\_GAIN/FREQ pin for various gain and switching scenarios as well some example resistor values for meeting the voltage range requirements.

**Table 14. Amplifier Switching Mode vs. SPK\_GAIN/FREQ Voltage**

V <sub>SPK_GAIN/FREQ</sub> (V)		RESISTOR EXAMPLES	GAIN MODE	AMPLIFIER SWITCHING FREQUENCY MODE
MIN	MAX	R100 (kΩ): RESISTOR TO GROUND R101 (kΩ): RESISTOR TO GVDD_REG		
6.61	7	Reserved	Reserved	Reserved
5.44	6.6	R100 = 750 R101 = 150	26 dBV	8 × f <sub>SYNC</sub>
4.67	5.43	R100 = 390 R101 = 150		6 × f <sub>SYNC</sub>
3.89	4.66	R100 = 220 R101 = 150		5 × f <sub>SYNC</sub>
3.11	3.88	R100 = 150 R101 = 150		4 × f <sub>SYNC</sub>
2.33	3.1	R100 = 100 R101 = 150		20 dBV
1.56	2.32	R100 = 56 R101 = 150	6 × f <sub>SYNC</sub>	
0.78	1.55	R100 = 33 R101 = 150	5 × f <sub>SYNC</sub>	
0	0.77	R100 = 8.2 R101 = 150	4 × f <sub>SYNC</sub>	

### 9.3.7 Error Handling and Protection Suite

#### 9.3.7.1 Device Overtemperature Protection

The TAS5782M device continuously monitors die temperature to ensure the temperature does not exceed the OTE<sub>THRES</sub> level specified in the [Recommended Operating Conditions](#) table. If an OTE event occurs, the SPK\_FAULT line is pulled low and the SPK\_OUTxx outputs transition to high impedance, signifying a fault. This is a non-latched error and the device will attempt to self clear after OTE<sub>CLRTIME</sub> has passed.

### 9.3.7.2 *SPK\_OUTxx Overcurrent Protection*

The TAS5782M device continuously monitors the output current of each amplifier output to ensure the output current does not exceed the  $OCE_{THRES}$  level specified in the *Recommended Operating Conditions* table. If an OCE event occurs, the  $\overline{SPK\_FAULT}$  line is pulled low and the SPK\_OUTxx outputs transition to high impedance, signifying a fault. This is a non-latched error and the device will attempt to self clear after  $OCE_{CLRTIME}$  has passed.

### 9.3.7.3 *DC Offset Protection*

If the TAS5782M device measures a DC offset in the output voltage, the  $\overline{SPK\_FAULT}$  line is pulled low and the SPK\_OUTxx outputs transition to high impedance, signifying a fault. This latched error requires the SPK\_MUTE line to toggle to reset the error. Alternatively, pulling the MCLK, SCLK, or LRCK low causes a clock error, which also resets the device. Normal operation resumes by re-starting the stopped lock.

### 9.3.7.4 *Internal $V_{AVDD}$ Undervoltage-Error Protection*

The TAS5782M device internally monitors the AVDD net to protect against the AVDD supply dropping unexpectedly. To enable this feature, P1-R5-B0 is used.

### 9.3.7.5 *Internal $V_{PVDD}$ Undervoltage-Error Protection*

If the voltage presented on the PVDD supply drops below the  $UVE_{THRES(PVDD)}$  value listed in the *Recommended Operating Conditions* table, the SPK\_OUTxx outputs transition to high impedance. This is a self-clearing error, which means that once the PVDD level drops below the level listed in the *Recommended Operating Conditions* table, the device resumes normal operation.

### 9.3.7.6 *Internal $V_{PVDD}$ Overvoltage-Error Protection*

If the voltage presented on the PVDD supply exceeds the  $OVE_{THRES(PVDD)}$  value listed in the *Recommended Operating Conditions* table, the SPK\_OUTxx outputs will transition to high impedance. This is a self-clearing error, which means that once the PVDD level drops below the level listed in the *Recommended Operating Conditions* table, the device will resume normal operation.

---

#### NOTE

The voltage presented on the PVDD supply only protects up to the level described in the *Recommended Operating Conditions* table for the PVDD voltage. Exceeding the absolute maximum rating may cause damage and possible device failure, because the levels exceed that which can be protected by the OVE protection circuit.

---

### 9.3.7.7 *External Undervoltage-Error Protection*

The  $\overline{SPK\_MUTE}$  pin can also be used to monitor a system voltage, such as a LCD TV backlight, a battery pack in portable device, by using a voltage divider created with two resistors (see [Figure 74](#)).


- If the  $\overline{SPK\_MUTE}$  pin makes a transition from 1 to 0 over 6 ms or more, the device switches into external undervoltage protection mode, which uses two trigger levels.
- When the  $\overline{SPK\_MUTE}$  pin level reaches 2 V, soft mute process begins.
- When the  $\overline{SPK\_MUTE}$  pin level reaches 1.2 V, analog output mute engages, regardless of digital audio level, and analog output shutdown begins.

[Figure 75](#) shows a timing diagram for external undervoltage error protection.


**NOTE**

The SPK\_MUTE input pin voltage range is provided in the *Recommended Operating Conditions* table. The ratio of external resistors must produce a voltage within the provided input range. Any increase in power supply (such as power supply positive noise or ripple) can pull the SPK\_MUTE pin higher than the level specified in the *Recommended Operating Conditions* table, potentially causing damage to or failure of the device. Therefore, any monitored voltage (including all ripple, power supply variation, resistor divider variation, transient spikes, and others) must be scaled by the resistor divider network to never drive the voltage on the SPK\_MUTE pin higher than the maximum level specified in the *Recommended Operating Conditions* table.

When the divider is set correctly, any DC voltage can be monitored. Figure 74 shows a 12-V example of how the SPK\_MUTE is used for external undervoltage error protection.



**Figure 74. SPK\_MUTE Used in External Undervoltage Error Protection**



**Figure 75. SPK\_MUTE Timing for External Undervoltage Error Protection**

**9.3.7.8 Internal Clock Error Notification (CLKE)**

When a clock error is detected on the incoming data clock, the TAS5782M device switches to an internal oscillator and continues to drive the DAC, while attenuating the data from the last known value. Once this process is complete, the DAC outputs will be hard muted to the ground and the class D PWM output will stop switching. The clock error can be monitored at B0-P0-R94 and R95. The clock error status bits are non-latching, except for MCLK halted B0-P0-R95-D[4] and CERF B0-P0-R95-D[0] which are cleared when read.

### 9.3.8 GPIO Port and Hardware Control Pins




Figure 76. GPIO Port

### 9.3.9 I<sup>2</sup>C Communication Port

The TAS5782M device supports the I<sup>2</sup>C serial bus and the data transmission protocol for standard and fast mode as a slave device. Because the TAS5782M register map spans several books and pages, the user must select the correct book and page before writing individual register bits or bytes. Changing from book to book is accomplished by first changing to page 0x00 by writing 0x00 to register 0x00 and then writing the book number to register 0x7f of page 0. Changing from page to page is accomplished via register 0x00 on each page. The register value selects the register page, from 0 to 255.

#### 9.3.9.1 Slave Address

Table 15. I<sup>2</sup>C Slave Address

MSB							LSB
1	0	0	1	0	ADR2	ADR1	R/ $\bar{W}$

The TAS5782M device has 7 bits for the slave address. The first five bits (MSBs) of the slave address are factory preset to 10010 (0x9x). The next two bits of the address byte are the device select bits which can be user-defined by the ADR1 and ADR0 terminals. A maximum of four devices can be connected on the same bus at one time, which gives a range of 0x90, 0x92, 0x94 and 0x96, as detailed in Table 16. Each TAS5782M device responds when it receives the slave address.

Table 16. I<sup>2</sup>C Address Configuration via ADR0 and ADR1 Pins

ADR1	ADR0	I <sup>2</sup> C SLAVE ADDRESS [R/ $\bar{W}$ ]
0	0	0x90
0	1	0x92
1	0	0x94
1	1	0x96

### 9.3.9.2 Register Address Auto-Increment Mode

Auto-increment mode allows multiple sequential register locations to be written to or read back in a single operation, and is especially useful for block write and read operations. The TAS5782M device supports auto-increment mode automatically. Auto-increment stops at page boundaries.

### 9.3.9.3 Packet Protocol

A master device must control packet protocol, which consists of start condition, slave address, read/write bit, data if write or acknowledge if read, and stop condition. The TAS5782M device supports only slave receivers and slave transmitters.




Figure 77. Packet Protocol

Table 17. Write Operation - Basic I<sup>2</sup>C Framework

Transmitter	M	M	M	S	M	S	M	S		S	M
Data Type	St	slave address	R/	ACK	DATA	ACK	DATA	ACK		ACK	Sp

Table 18. Read Operation - Basic I<sup>2</sup>C Framework

Transmitter	M	M	M	S	S	M	S	M		M	M
Data Type	St	slave address	R/	ACK	DATA	ACK	DATA	ACK		NACK	Sp

M = Master Device; S = Slave Device; St = Start Condition Sp = Stop Condition

### 9.3.9.4 Write Register

A master can write to any TAS5782M device registers using single or multiple accesses. The master sends a TAS5782M device slave address with a write bit, a register address, and the data. If auto-increment is enabled, the address is that of the starting register, followed by the data to be transferred. When the data is received properly, the index register is incremented by 1 automatically. When the index register reaches 0x7F, the next value is 0x0. Table 19 shows the write operation.

Table 19. Write Operation

Transmitter	M	M	M	S	M	S	M	S	M	S		S	M	
Data Type	St	slave addr	W	ACK	inc	reg addr	ACK	write data 1	ACK	write data 2	ACK		ACK	Sp

M = Master Device; S = Slave Device; St = Start Condition Sp = Stop Condition; W = Write; ACK = Acknowledge

### 9.3.9.5 Read Register

A master can read the TAS5782M device register. The value of the register address is stored in an indirect index register in advance. The master sends a TAS5782M device slave address with a read bit after storing the register address. Then the TAS5782M device transfers the data which the index register points to. When auto-increment is enabled, the index register is incremented by 1 automatically. When the index register reaches 0x7F, the next value is 0x0. Table 20 lists the read operation.

Table 20. Read Operation

Transmitter	M	M	M	S	M	S	M	M	M	S	S	M		M	M
-------------	---	---	---	---	---	---	---	---	---	---	---	---	--	---	---

**Table 20. Read Operation (continued)**

Data Type	St	slave addr	W	ACK	inc	reg addr	ACK	Sr	slave addr	R	ACK	data	ACK		NACK	Sp
-----------	----	------------	---	-----	-----	----------	-----	----	------------	---	-----	------	-----	--	------	----

M = Master Device; S = Slave Device; St = Start Condition; Sr = Repeated start condition; Sp = Stop Condition; W = Write; R = Read; NACK = Not acknowledge

### 9.3.9.6 DSP Book, Page, and Register Update

The DSP memory is arranged in books, pages, and registers. Each book has several pages and each page has several registers.

#### 9.3.9.6.1 Book and Page Change

To change the book, the user must be on page 0x00. In register 0x7f on page 0x00 you can change the book. On page 0x00 of each book, register 0x7f is used to change the book. Register 0x00 of each page is used to change the page. To change a book first write 0x00 to register 0x00 to switch to page 0 then write the book number to register 0x7f on page 0. To change between pages in a book, simply write the page number to register 0x00.

#### 9.3.9.6.2 Swap Flag

The swap flag is used to copy the audio coefficient from the host memory to the DSP memory. The swap flag feature is important to maintain the stability of the BQs. A BQ is a closed-loop system with 5 coefficients. To avoid instability in the BQ in an update transition between two different filters, update all five parameters within one audio sample. The internal swap flag insures all 5 coefficients for each filter are transferred from host memory to DSP memory occurs within an audio sample. The swap flag stays high until the full host buffer is transferred to DSP memory. Updates to the Host buffer should not be made while the swap flag is high.

All writes to book 0x8C from page 0x11 and register 0x58 through page 0x21 and register 0x78 require the swap flag. The swap flag is located in book 0x8C, page 0x23, and register 0x14 and must be set to 0x00 00 00 01 for a swap.

#### 9.3.9.6.3 Example Use

The following is a sample script for configuring a device on I2C slave address 0x90 and using the DSP host memory to change the fine volume to the default value of 0 dB:

```
w 90 00 00 #Go to page 0
w 90 7f 8c #Change the book to 0x8C
w 90 00 1e #Go to page 0x1E
w 90 44 00 80 00 00 #Fine volume Left
w 90 48 00 80 00 00 #Fine volume Right
#Run the swap flag for the DSP to work on the new coefficients
w 90 00 00 #Go to page 0
w 90 7f 8c #Change the book to 0x8C
w 90 00 23 #Go to page 0x23
w 90 14 00 00 00 01 #Swap flag
```

## 9.4 Device Functional Modes

Because the TAS5782M device is a highly configurable device, numerous modes of operation can exist for the device. For the sake of succinct documentation, these modes are divided into two modes:

- Fundamental operating modes
- Secondary usage modes

Fundamental operating modes are the primary modes of operation that affect the major operational characteristics of the device, which are the most basic configurations that are chosen to ensure compatibility with the intended application or the other components that interact with the device in the final system. Some examples of the operating modes are the communication protocol used by the control port, the output configuration of the amplifier, or the Master/Slave clocking configuration.

The fundamental operating modes are described starting in the [Serial Audio Port Operating Modes](#) section.

## Device Functional Modes (continued)

Secondary usage modes are best described as modes of operation that are used after the fundamental operating modes are chosen to fine tune how the device operates within a given system. These secondary usage modes can include selecting between left justified and right justified Serial Audio Port data formats, or enabling some slight gain/attenuation within the DAC path. Secondary usage modes are accomplished through manipulation of the registers and controls in the I<sup>2</sup>C control port. Those modes of operation are described in their respective register/bit descriptions and, to avoid redundancy, are not included in this section.

### 9.4.1 Serial Audio Port Operating Modes

The serial audio port in the TAS5782M device supports industry-standard audio data formats, including I<sup>2</sup>S, Time Division Multiplexing (TDM), Left-Justified (LJ), and Right-Justified (RJ) formats. To select the data format that will be used with the device, controls are provided on P0-R40. The timing diagrams for the serial audio port are shown in the [Serial Audio Port Timing – Slave Mode](#) section, and the data formats are shown in the [Serial Audio Port – Data Formats and Bit Depths](#) section.

### 9.4.2 Communication Port Operating Modes

The TAS5782M device is configured via an I<sup>2</sup>C communication port. The device does not support a hardware only mode of operation, nor Serial Peripheral Interface (SPI) communication. The I<sup>2</sup>C Communication Protocol is detailed in the [I<sup>2</sup>C Communication Port](#) section. The I<sup>2</sup>C timing requirements are described in the [I<sup>2</sup>C Bus Timing – Standard](#) and [I<sup>2</sup>C Bus Timing – Fast](#) sections.

### 9.4.3 Speaker Amplifier Operating Modes

The TAS5782M device can be used in two different amplifier configurations:

- Stereo Mode
- Mono Mode

#### 9.4.3.1 Stereo Mode



The familiar stereo mode of operation uses the TAS5782M device to amplify two independent signals, which represent the left and right portions of a stereo signal. These amplified left and right audio signals are presented on differential output pairs shown as SPK\_OUTA<sub>±</sub> and SPK\_OUTB<sub>±</sub>. The routing of the audio data which is presented on the SPK\_OUTxx outputs can be changed according to the Audio Process Flow which is used and the configuration of registers P0-R42-D[5:4] and P0-R42-D[1:0]. The familiar stereo mode of operation is shown in .

By default, the TAS5782M device is configured to output the Right frame of a I<sup>2</sup>S input on the Channel A output and the left frame on the Channel B output.

#### 9.4.3.2 Mono Mode

The mono mode of operation is used to describe operation in which the two outputs of the device are placed in parallel with one another to increase the power sourcing capabilities of the audio output channel. This is also known as Parallel Bridge Tied Load (PBTL).

On the output side of the TAS5782M device, the summation of the devices can be done before the filter in a configuration called Pre-Filter PBTL. However, the two outputs may be required to merge together after the inductor portion of the output filter. Doing so does require two additional inductors, but allows smaller, less expensive inductors to be used because the current is divided between the two inductors. This process is called *Post-Filter PBTL*. Both variants of mono operation are shown in [Figure 78](#) and [Figure 79](#).

**Device Functional Modes (continued)**

**Figure 78. Pre-Filter PBTL**

**Figure 79. Post-Filter PBTL**

On the input side of the TAS5782M device, the input signal to the mono amplifier can be selected from the any slot in a TDM stream or the left or right frame from an I<sup>2</sup>S, LJ, or RJ signal. The TAS5782M device can also be configured to amplify some mixture of two signals, as in the case of a subwoofer channel which mixes the left and right channel together and sends the mixture through a low-pass filter to create a mono, low-frequency signal.

The mono mode of operation is shown in the [Mono \(PBTL\) Systems](#) section.

**9.4.3.3 Master and Slave Mode Clocking for Digital Serial Audio Port**

The digital audio serial port in the TAS5782M device can be configured to receive clocks from another device as a serial audio slave device. The slave mode of operation is described in the [Clock Slave Mode with SCLK PLL to Generate Internal Clocks \(3-Wire PCM\)](#) section. If no system processor is available to provide the audio clocks, the TAS5782M device can be placed into Master Mode. In master mode, the TAS5782M device provides the clocks to the other audio devices in the system. For more details regarding the Master and Slave mode operation within the TAS5782M device, see the [Serial Audio Port Operating Modes](#) section.

## 10 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

This section details the information required to configure the device for several popular configurations and provides guidance on integrating the TAS5782M device into the larger system.

#### 10.1.1 External Component Selection Criteria

The *Supporting Component Requirements* table in each application description section lists the details of the supporting required components in each of the *System Application Schematics*.

Where possible, the supporting component requirements have been consolidated to minimize the number of unique components which are used in the design. Component list consolidation is a method to reduce the number of unique part numbers in a design, to ease inventory management, and to reduce the manufacturing steps during board assembly. For this reason, some capacitors are specified at a higher voltage than what would normally be required. An example of this is a 50-V capacitor may be used for decoupling of a 3.3-V power supply net.

In this example, a higher voltage capacitor can be used even on the lower voltage net to consolidate all caps of that value into a single component type. Similarly, several unique resistors that have all the same size and value but different power ratings can be consolidated by using the highest rated power resistor for each instance of that resistor value.

While this consolidation can seem excessive, the benefits of having fewer components in the design can far outweigh the trivial cost of a higher voltage capacitor. If lower voltage capacitors are already available elsewhere in the design, they can be used instead of the higher voltage capacitors. In all situations, the voltage rating of the capacitors must be at least 1.45 times the voltage of the voltage which appears across them. The power rating of the capacitors should be 1.5 times to 1.75 times the power dissipated in it during normal use case.

#### 10.1.2 Component Selection Impact on Board Layout, Component Placement, and Trace Routing

Because the layout is important to the overall performance of the circuit, the package size of the components shown in the component list was intentionally chosen to allow for proper board layout, component placement, and trace routing. In some cases, traces are passed in between two surface mount pads or ground plane extensions from the TAS5782M device and into the surrounding copper for increased heat-sinking of the device. While components may be offered in smaller or larger package sizes, it is highly recommended that the package size remain identical to the size used in the application circuit as shown. This consistency ensures that the layout and routing can be matched very closely, which optimizes thermal, electromagnetic, and audio performance of the TAS5782M device in circuit in the final system.

#### 10.1.3 Amplifier Output Filtering

The TAS5782M device is often used with a low-pass filter, which is used to filter out the carrier frequency of the PWM modulated output. This filter is frequently referred to as the *L-C Filter*, due to the presence of an inductive element *L* and a capacitive element *C* to make up the 2-pole filter.

The L-C filter removes the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which is drawn from the power supply. The presence and size of the L-C filter is determined by several system level constraints. In some low-power use cases that have no other circuits which are sensitive to EMI, a simple ferrite bead or a ferrite bead plus a capacitor can replace the traditional large inductor and capacitor that are commonly used. In other high-power applications, large toroid inductors are required for maximum power and film capacitors can be used due to audio characteristics. Refer to the application report *Class-D LC Filter Design (SLOA119)* for a detailed description on the proper component selection and design of an L-C filter based upon the desired load and response.

## Application Information (接下页)

### 10.1.4 Programming the TAS5782M

The TAS5782M device includes an I<sup>2</sup>C compatible control port to configure the internal registers of the TAS5782M device. The control console software provided by TI is required to configure the device. More details regarding programming steps, and a few important notes are available below and also in the design examples that follow.

#### 10.1.4.1 Resetting the TAS5782M Registers and Modules

The TAS5782M device has several methods by which the device can reset the register, interpolation filters, and DAC modules. The registers offer the flexibility to do these in or out of shutdown as well as in or out of standby. However, there can be issues if the reset bits are toggled in certain illegal operation modes.

Any of the following routines can be used with no issue:

- Reset Routine 1
  - Place device in Standby
  - Reset modules
- Reset Routine 2
  - Place device in Standby + Power Down
  - Reset registers
- Reset Routine 3
  - Place device in Power Down
  - Reset registers
- Reset Routine 4
  - Place device in Standby
  - Reset registers
- Reset Routine 5
  - Place device in Standby + Power Down
  - Reset modules + Reset registers
- Reset Routine 6
  - Place device in Power Down
  - Reset modules + Reset registers
- Reset Routine 7
  - Place device in Standby
  - Reset modules + Reset registers

Two reset routines are not supported and should be avoided. If used, they can cause the device to become unresponsive. These unsupported routines are shown below.

- Unsupported Reset Routine 1 (do not use)
  - Place device in Standby + Power Down
  - Reset modules
- Unsupported Reset Routine 2 (do not use)
  - Place device in Power Down
  - Reset modules



**表 21. Supporting Component Requirements for Stereo 2.0 (BTL) Systems**

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U100	TAS5782M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier
R100	See the <a href="#">Adjustable Amplifier Gain and Switching Frequency Selection</a> section	0402	1%, 0.063 W
R101		0402	1%, 0.063 W
L100, L101, L102, L103	See the <a href="#">Amplifier Output Filtering</a> section		
C100, C121	0.1 $\mu$ F	0402	Ceramic, 0.1 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.45 \times V_{PVDD}$
C104, C108, C111, C115	0.22 $\mu$ F	0603	Ceramic, 0.22 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.45 \times V_{PVDD}$
C109, C110, C116, C117	0.68 $\mu$ F	0805	Ceramic, 0.68 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.8 \times V_{PVDD}$
C103	1 $\mu$ F	0603 (this body size chosen to aid in trace routing)	Ceramic, 1 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 16$ V
C105, C118, C119, C120	1 $\mu$ F	0402	Ceramic, 1 $\mu$ F, 6.3V, $\pm$ 10%, X5R
C106, C107, C113, C114	2.2 $\mu$ F	0402	Ceramic, 2.2 $\mu$ F, $\pm$ 10%, X5R At a minimum, voltage rating must be $> 10$ V, however higher voltage caps have been shown to have better stability under DC bias. Refer to the guidance provided in the TAS5782M for suggested values.
C101, C102, C122, C123	22 $\mu$ F	0805	Ceramic, 22 $\mu$ F, $\pm$ 20%, X5R Voltage rating must be $> 1.45 \times V_{PVDD}$

### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout, and routing given in the example layout above, integrate the device and its supporting components into the system PCB file.
  - The most critical sections of the circuit are the power supply inputs, the amplifier output signals, and the high-frequency signals, all of which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
  - For questions and support go to the E2E forums ([e2e.ti.com](http://e2e.ti.com)). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

#### 10.2.1.2.2 Step Two: System Level Tuning

- Use the TAS5782MEVM evaluation module and the PPC3 app to configure the desired device settings.

#### 10.2.1.2.3 Step Three: Software Integration

- Use the End System Integration feature of the PPC3 app to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

### 10.2.1.3 Application Curves

表 22 shows the application specific performance plots for Stereo 2.0 (BTL) systems.

**表 22. Relevant Performance Plots**

PLOT TITLE	FIGURE NUMBER
Output Power vs PVDD	<a href="#">Figure 23</a>
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 24</a>
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 25</a>
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 26</a>
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 27</a>
THD+N vs Power, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 28</a>
THD+N vs Power, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 29</a>
THD+N vs Power, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 30</a>
THD+N vs Power, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 31</a>
Idle Channel Noise vs PVDD	<a href="#">Figure 32</a>
Efficiency vs Output Power	<a href="#">Figure 33</a>
DVDD PSRR vs. Frequency	<a href="#">Figure 39</a>
AVDD PSRR vs. Frequency	<a href="#">Figure 40</a>
$C_{PVDD}$ PSRR vs. Frequency	<a href="#">Figure 41</a>


### 10.2.2 Mono (PBTL) Systems

For the mono (PBTL) PCB layout, see [图 87](#).

A mono system refers to a system in which the amplifier is used to drive a single loudspeaker. Parallel Bridge Tied Load (PBTL) indicates that the two full-bridge channels of the device are placed in parallel and drive the loudspeaker simultaneously using an identical audio signal. The primary benefit of operating the TAS5782M device in PBTL operation is to reduce the power dissipation and increase the current sourcing capabilities of the amplifier output. In this mode of operation, the current limit of the audio amplifier is approximately doubled while the on-resistance is approximately halved.

The loudspeaker can be a full-range transducer or one that only reproduces the low-frequency content of an audio signal, as in the case of a powered subwoofer. Often in this use case, two stereo signals are mixed together and sent through a low-pass filter to create a single audio signal which contains the low frequency information of the two channels. Conversely, advanced digital signal processing can create a low-frequency signal for a multichannel system, with audio processing which is specifically targeted on low-frequency effects.

Because low-frequency signals are not perceived as having a direction (at least to the extent of high-frequency signals) it is common to reproduce the low-frequency content of a stereo signal that is sent to two separate channels. This configuration pairs one device in Mono PBTL configuration and another device in Stereo BTL configuration in a single system called a 2.1 system. The Mono PBTL configuration is detailed in the [2.1 \(Stereo BTL + External Mono Amplifier\) Systems](#) section. shows the Mono (PBTL) system application



Copyright © 2016, Texas Instruments Incorporated

图 81. Mono (PBTL) System Application Schematic

### 10.2.2.1 Design Requirements

- Power supplies:
  - 3.3-V supply
  - 5-V to 24-V supply
- Communication: Host processor serving as I<sup>2</sup>C compliant master
- External memory (EEPROM, flash, and others) used for coefficients.

The requirements for the supporting components for the TAS5782M device in a Mono (PBTL) system is provided in 表 23.

表 23. Supporting Component Requirements for Mono (PBTL) Systems

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U200	TAS5782M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier with 96kHz processing
R200	See the <a href="#">Adjustable Amplifier Gain and Switching Frequency Selection</a> section	0402	1%, 0.063 W
R201		0402	1%, 0.063 W
R202		0402	1%, 0.063 W
L200, L201	See the <a href="#">Amplifier Output Filtering</a> section		
C216, C201	0.1 µF	0402	Ceramic, 0.1 µF, ±10%, X7R Voltage rating must be > 1.45 × V <sub>PVDD</sub>
C208, C209, C214, C215	0.22 µF	0603	Ceramic, 0.22 µF, ±10%, X7R Voltage rating must be > 1.45 × V <sub>PVDD</sub>
C220, C221	0.68 µF	0805	Ceramic, 0.68 µF, ±10%, X7R Voltage rating must be > 1.8 × V <sub>PVDD</sub>

**表 23. Supporting Component Requirements for Mono (PBTl) Systems (接下页)**

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
C200	1 $\mu$ F	0603 (this body size chosen to aid in trace routing)	Ceramic, 1 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be > 16 V
C205, C211, C213, C212	1 $\mu$ F	0402	Ceramic, 1 $\mu$ F, 6.3 V, $\pm$ 10%, X5R
C202, C217, C352, C367	1 $\mu$ F	0805 (this body size chosen to aid in trace routing)	Ceramic, 1 $\mu$ F, $\pm$ 10%, X5R Voltage rating must be > 1.45 $\times$ V <sub>PVDD</sub>
C206, C207	2.2 $\mu$ F	0402	Ceramic, 2.2 $\mu$ F, $\pm$ 10%, X5R At a minimum, voltage rating must be > 10V, however higher voltage caps have been shown to have better stability under DC bias please follow the guidance provided in the TAS5782M for suggested values.
C203, C218	22 $\mu$ F	0805	Ceramic, 22 $\mu$ F, $\pm$ 20%, X5R Voltage rating must be > 1.45 $\times$ V <sub>PVDD</sub>
C204, C219	390 $\mu$ F	10 $\times$ 10	Aluminum, 390 $\mu$ F, $\pm$ 20%, 0.08- $\Omega$ Voltage rating must be > 1.45 $\times$ V <sub>PVDD</sub> Anticipating that this application circuit would be followed for higher power subwoofer applications, these capacitors are added to provide local current sources for low-frequency content. These capacitors can be reduced or even removed based upon final system testing, including critical listening tests when evaluating low-frequency designs.

### 10.2.2.2 Detailed Design Procedure

#### 10.2.2.2.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout, and routing given in the example layout above, integrate the device and its supporting components into the system PCB file.
  - The most critical sections of the circuit are the power supply inputs, the amplifier output signals, and the high-frequency signals, all of which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
  - For questions and support go to the E2E forums ([e2e.ti.com](http://e2e.ti.com)). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

#### 10.2.2.2.2 Step Two: System Level Tuning

- Use the TAS5782MEVM evaluation module and the PPC3 app to configure the desired device settings.

#### 10.2.2.2.3 Step Three: Software Integration

- Use the End System Integration feature of the PPC3 app to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

### 10.2.2.3 Application Specific Performance Plots for Mono (PBTL) Systems

表 24 shows the application specific performance plots for Mono (PBTL) Systems

**表 24. Relevant Performance Plots**

PLOT TITLE	FIGURE NUMBER
Output Power vs PVDD	<a href="#">Figure 47</a>
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 48</a>
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 49</a>
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 50</a>
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 51</a>
THD+N vs Power, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 52</a>
THD+N vs Power, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 53</a>
THD+N vs Power, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 54</a>
THD+N vs Power, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 55</a>
Idle Channel Noise vs PVDD	<a href="#">Figure 56</a>
Efficiency vs Output Power	<a href="#">Figure 57</a>


### 10.2.3 2.1 (Stereo BTL + External Mono Amplifier) Systems

图 89 shows the PCB Layout for the 2.1 System.

To increase the low-frequency output capabilities of an audio system, a single subwoofer can be added to the system. Because the spatial clues for audio are predominately higher frequency than that reproduced by the subwoofer, often a single subwoofer can be used to reproduce the low frequency content of several other channels in the system. This is frequently referred to as a *dot one* system. A stereo system with a subwoofer is referred to as a 2.1 (two-dot-one), a 3 channel system with subwoofer is referred to as a 3.1 (three-dot-one), a popular surround system with five speakers and one subwoofer is referred to as a 5.1, and so on.

#### 10.2.3.1 Advanced 2.1 System (Two TAS5782M devices)

In higher performance systems, the subwoofer output can be enhanced using digital audio processing as was done in the high-frequency channels. To accomplish this, two TAS5782M devices are used — one for the high frequency left and right speakers and one for the mono subwoofer speaker. In this system, the audio signal can be sent from the TAS5782M device through the SDOUT pin. Alternatively, the subwoofer amplifier can accept the same digital input as the stereo, which might come from a central systems processor. 图 82 shows the 2.1 (Stereo BTL + External Mono Amplifier) system application.



Copyright © 2016, Texas Instruments Incorporated

图 82. 2.1 (Stereo BTL + External Mono Amplifier) Application Schematic

### 10.2.3.2 Design Requirements

- Power supplies:
  - 3.3-V supply
  - 5-V to 24-V supply
- Communication: Host processor serving as I<sup>2</sup>C compliant master
- External memory (EEPROM, flash, and others) used for coefficients.

The requirements for the supporting components for the TAS5782M device in a 2.1 (Stereo BTL + External Mono Amplifier) system is provided in 表 25.

**表 25. Supporting Component Requirements for 2.1 (Stereo BTL + External Mono Amplifier) Systems**

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U300	TAS5782M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier 96kHz Processing
R300, R350	See the <a href="#">Adjustable Amplifier Gain and Switching Frequency Selection</a> section	0402	1%, 0.063 W
R301, R351		0402	1%, 0.063 W
R352		0402	1%, 0.063 W
L300, L301, L302, L303	See the <a href="#">Amplifier Output Filtering</a> section		
L350, L351			
C394, C395, C396, C397, C398, C399	0.01 $\mu$ F	0603	Ceramic, 0.01 $\mu$ F, 50 V, +/-10%, X7R
C300, C321, C351, C366	0.1 $\mu$ F	0402	Ceramic, 0.1 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.45 \times V_{PVDD}$
C304, C308, C311, C315, C358, C359, C364, C365	0.22 $\mu$ F	0603	Ceramic, 0.22 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.45 \times V_{PVDD}$
C309, C310, C316, C317, C370, C371	0.68 $\mu$ F	0805	Ceramic, 0.68 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.8 \times V_{PVDD}$
C303, C350, C312, C360	1 $\mu$ F	0603	Ceramic, 1 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.45 \times V_{PVDD}$
C305, C318, C319, C320, C355, C361, C363, C312, C362	1 $\mu$ F	0402	Ceramic, 1 $\mu$ F, 6.3V, $\pm$ 10%, X5R
C352, C367	1 $\mu$ F	0805	Ceramic, 1 $\mu$ F, $\pm$ 10%, X7R Voltage rating must be $> 1.45 \times V_{PVDD}$
C306, C307, C313, C314, C356, C357,	2.2 $\mu$ F	0402	Ceramic, 2.2 $\mu$ F, $\pm$ 10%, X5R Voltage rating must be $> 1.45 \times V_{PVDD}$
C301, C302, C322, C323, C353, C368	22 $\mu$ F	0805	Ceramic, 22 $\mu$ F, $\pm$ 20%, X5R Voltage rating must be $> 1.45 \times V_{PVDD}$
C354, C369	390 $\mu$ F	10 $\times$ 10	Aluminum, 390 $\mu$ F, $\pm$ 20%, 0.08 $\Omega$ Voltage rating must be $> 1.45 \times V_{PVDD}$

### 10.2.3.3 Application Specific Performance Plots for 2.1 (Stereo BTL + External Mono Amplifier) Systems

表 26 shows the application specific performance plots for 2.1 (Stereo BTL + External Mono Amplifier) Systems

**表 26. Relevant Performance Plots**

DEVICE	PLOT TITLE	FIGURE NUMBER
U300	Output Power vs PVDD	<a href="#">Figure 23</a>
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 24</a>
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 25</a>
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 26</a>
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 27</a>
	THD+N vs Power, $V_{PVDD} = 12\text{ V}$	<a href="#">Figure 28</a>
	THD+N vs Power, $V_{PVDD} = 15\text{ V}$	<a href="#">Figure 29</a>
	THD+N vs Power, $V_{PVDD} = 18\text{ V}$	<a href="#">Figure 30</a>
	THD+N vs Power, $V_{PVDD} = 24\text{ V}$	<a href="#">Figure 31</a>
	Idle Channel Noise vs PVDD	<a href="#">Figure 32</a>
	Efficiency vs Output Power	<a href="#">Figure 33</a>
	U301	PVDD PSRR vs Frequency
Output Power vs PVDD		<a href="#">Figure 47</a>
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$		<a href="#">Figure 48</a>
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$		<a href="#">Figure 49</a>
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$		<a href="#">Figure 50</a>
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$		<a href="#">Figure 51</a>
THD+N vs Power, $V_{PVDD} = 12\text{ V}$		<a href="#">Figure 52</a>
THD+N vs Power, $V_{PVDD} = 15\text{ V}$		<a href="#">Figure 53</a>
THD+N vs Power, $V_{PVDD} = 18\text{ V}$		<a href="#">Figure 54</a>
THD+N vs Power, $V_{PVDD} = 24\text{ V}$		<a href="#">Figure 55</a>
Idle Channel Noise vs PVDD		<a href="#">Figure 56</a>
Efficiency vs Output Power		<a href="#">Figure 57</a>
U300 and U301	DVDD PSRR vs. Frequency	<a href="#">Figure 39</a>
	AVDD PSRR vs. Frequency	<a href="#">Figure 40</a>
	$C_{PVDD}$ PSRR vs. Frequency	<a href="#">Figure 41</a>
	Powerdown Current Draw vs. PVDD	<a href="#">Figure 47</a>

## 11 Power Supply Recommendations

### 11.1 Power Supplies

The TAS5782M device requires two power supplies for proper operation. A *high-voltage* supply called PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. Additionally, one *low-voltage* power supply which is called DVDD is required to power the various low-power portions of the device. The allowable voltage range for both the PVDD and the DVDD supply are listed in the [Recommended Operating Conditions](#) table. The two power supplies do not have a required powerup sequence. The power supplies can be powered on in any order. TI recommends waiting 100 ms to 240 ms for the DVDD power supplies to stabilize before starting I<sup>2</sup>C communication and providing stable I<sup>2</sup>S clock before enabling the device outputs.




图 83. Power Supply Functional Block Diagram

#### 11.1.1 DVDD Supply

The DVDD supply that is required from the system is used to power several portions of the device. As shown in [图 83](#), it provides power to the DVDD pin, the CPVDD pin, and the AVDD pin. Proper connection, routing, and decoupling techniques are highlighted in the [Application and Implementation](#) section and the [Layout Example](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TAS5782M device [Application and Implementation](#) section can result in reduced performance, errant functionality, or even damage to the TAS5782M device.

Some portions of the device also require a separate power supply that is a lower voltage than the DVDD supply. To simplify the power supply requirements for the system, the TAS5782M device includes an integrated low-dropout (LDO) linear regulator to create this supply. This linear regulator is internally connected to the DVDD supply and its output is presented on the DVDD\_REG pin, providing a connection point for an external bypass capacitor. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

## Power Supplies (接下页)

The outputs of the high-performance DACs used in the TAS5782M device are ground centered, requiring both a positive low-voltage supply and a negative low-voltage supply. The positive power supply for the DAC output stage is taken from the AVDD pin, which is connected to the DVDD supply provided by the system. A charge pump is integrated in the TAS5782M device to generate the negative low-voltage supply. The power supply input for the charge pump is the CPVDD pin. The CPVSS pin is provided to allow the connection of a filter capacitor on the negative low-voltage supply. As is the case with the other supplies, the component selection, placement, and routing of the external components for these low voltage supplies are shown in the TAS5782M and should be followed as closely as possible to ensure proper operation of the device.

### 11.1.2 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TAS5782MEVM and must be followed as closely as possible for proper operation and performance. Due to the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TAS5782M device [Application and Implementation](#) . Lack of proper decoupling, like that shown in the [Application and Implementation](#) , results in voltage spikes which can damage the device.

A separate power supply is required to drive the gates of the MOSFETs used in the output stage of the speaker amplifier. This power supply is derived from the PVDD supply via an integrated linear regulator. A GVDD\_REG pin is provided for the attachment of decoupling capacitor for the gate drive voltage regulator. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

## 12 Layout

### 12.1 Layout Guidelines

#### 12.1.1 General Guidelines for Audio Amplifiers

Audio amplifiers which incorporate switching output stages must have special attention paid to their layout and the layout of the supporting components used around them. The system level performance metrics, including thermal performance, electromagnetic compliance (EMC), device reliability, and audio performance are all affected by the device and supporting component layout.

Ideally, the guidance provided in the applications section with regard to device and component selection can be followed by precise adherence to the layout guidance shown in [Layout Example](#). These examples represent exemplary *baseline* balance of the engineering trade-offs involved with laying out the device. These designs can be modified slightly as needed to meet the needs of a given application. In some applications, for instance, solution size can be compromised to improve thermal performance through the use of additional contiguous copper near the device. Conversely, EMI performance can be prioritized over thermal performance by routing on internal traces and incorporating a via picket-fence and additional filtering components. In all cases, it is recommended to start from the guidance shown in the [Layout Example](#) section and work with TI field application engineers or through the [E2E](#) community to modify it based upon the application specific goals.

#### 12.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network

Placing the bypassing and decoupling capacitors close to supply has long been understood in the industry. This applies to DVDD, AVDD, CPVDD, and PVDD. However, the capacitors on the PVDD net for the TAS5782M device deserve special attention.

The small bypass capacitors on the PVDD lines of the DUT must be placed as close to the PVDD pins as possible. Not only does placing these devices far away from the pins increase the electromagnetic interference in the system, but doing so can also negatively affect the reliability of the device. Placement of these components too far from the TAS5782M device can cause ringing on the output pins that can cause the voltage on the output pin to exceed the maximum allowable ratings shown in the [Absolute Maximum Ratings](#) table, damaging the device. For that reason, the capacitors on the PVDD net must be no further away from their associated PVDD pins than what is shown in the example layouts in the [Layout Example](#) section

#### 12.1.3 Optimizing Thermal Performance

Follow the layout examples shown in the [Layout Example](#) section of this document to achieve the best balance of solution size, thermal, audio, and electromagnetic performance. In some cases, deviation from this guidance can be required due to design constraints which cannot be avoided. In these instances, the system designer should ensure that the heat can get out of the device and into the ambient air surrounding the device. Fortunately, the heat created in the device naturally travels away from the device and into the lower temperature structures around the device.

##### 12.1.3.1 Device, Copper, and Component Layout

Primarily, the goal of the PCB design is to minimize the thermal impedance in the path to those cooler structures. These tips should be followed to achieve that goal:

- Avoid placing other heat producing components or structures near the amplifier (including above or below in the end equipment).
- If possible, use a higher layer count PCB to provide more heat sinking capability for the TAS5782M device and to prevent traces and copper signal and power planes from breaking up the contiguous copper on the top and bottom layer.
- Place the TAS5782M device away from the edge of the PCB when possible to ensure that heat can travel away from the device on all four sides.
- Avoid cutting off the flow of heat from the TAS5782M device to the surrounding areas with traces or via strings. Instead, route traces perpendicular to the device and line up vias in columns which are perpendicular to the device.
- Unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads, orient it so that the narrow end of the passive component is facing the TAS5782M device.

## Layout Guidelines (接下页)

- Because the ground pins are the best conductors of heat in the package, maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible.

### 12.1.3.2 Stencil Pattern

The recommended drawings for the TAS5782M device PCB foot print and associated stencil pattern are shown at the end of this document in the package addendum. Additionally, baseline recommendations for the via arrangement under and around the device are given as a starting point for the PCB design. This guidance is provided to suit the majority of manufacturing capabilities in the industry and prioritizes manufacturability over all other performance criteria. In elevated ambient temperatures or under high-power dissipation use-cases, this guidance may be too conservative and advanced PCB design techniques may be used to improve thermal performance of the system.

---

#### 注

The customer must verify that deviation from the guidance shown in the package addendum, including the deviation explained in this section, meets the customer's quality, reliability, and manufacturability goals.

---

### 12.1.3.2.1 PCB footprint and Via Arrangement

The PCB footprint (also known as a *symbol* or *land pattern*) communicates to the PCB fabrication vendor the shape and position of the copper patterns to which the TAS5782M device will be soldered. This footprint can be followed directly from the guidance in the package addendum at the end of this data sheet. It is important to make sure that the thermal pad, which connects electrically and thermally to the PowerPAD of the TAS5782M device, be made no smaller than what is specified in the package addendum. This ensures that the TAS5782M device has the largest interface possible to move heat from the device to the board.

The via pattern shown in the package addendum provides an improved interface to carry the heat from the device through to the layers of the PCB, because small diameter plated vias (with minimally-sized annular rings) present a low thermal-impedance path from the device into the PCB. Once into the PCB, the heat travels away from the device and into the surrounding structures and air. By increasing the number of vias, as shown in the [Layout Example](#) section, this interface can benefit from improved thermal performance.

---

#### 注

Vias can obstruct heat flow if they are not constructed properly.

---

More notes on the construction and placement of vias as follows:

- Remove thermal reliefs on thermal vias, because they impede the flow of heat through the via.
- Vias filled with thermally conductive material are best, but a simple plated via can be used to avoid the additional cost of filled vias.
- The diameter of the drill must be 8 mm or less. Also, the distance between the via barrel and the surrounding planes should be minimized to help heat flow from the via into the surrounding copper material. In all cases, minimum spacing should be determined by the voltages present on the planes surrounding the via and minimized wherever possible.
- Vias should be arranged in columns, which extend in a line radially from the heat source to the surrounding area. This arrangement is shown in the [Layout Example](#) section.
- Ensure that vias do not cut off power current flow from the power supply through the planes on internal layers. If needed, remove some vias that are farthest from the TAS5782M device to open up the current path to and from the device.

#### 12.1.3.2.1.1 Solder Stencil

During the PCB assembly process, a piece of metal called a *stencil* on top of the PCB and deposits solder paste on the PCB wherever there is an opening (called an aperture) in the stencil. The stencil determines the quantity and the location of solder paste that is applied to the PCB in the electronic manufacturing process. In most cases, the aperture for each of the component pads is almost the same size as the pad itself.

## Layout Guidelines (接下页)

However, the thermal pad on the PCB is large and depositing a large, single deposition of solder paste would lead to manufacturing issues. Instead, the solder is applied to the board in multiple apertures, to allow the solder paste to outgas during the assembly process and reduce the risk of solder bridging under the device. This structure is called an aperture array, and is shown in the [Layout Example](#) section. It is important that the total area of the aperture array (the area of all of the small apertures combined) covers between 70% and 80% of the area of the thermal pad itself.

## 12.2 Layout Example

### 12.2.1 2.0 (Stereo BTL) System




图 84. 2.0 (Stereo BTL) 3-D View

Layout Example (接下页)




图 85. 2.0 (Stereo BTL) Top Copper View

Layout Example (接下页)

12.2.2 Mono (PBTL) System




图 86. Mono (PBTL) 3-D View

Layout Example (接下页)




图 87. Mono (PBTL) Top Copper View

Layout Example (接下页)

12.2.3 2.1 (Stereo BTL + Mono PBTL) Systems




图 88. 2.1 (Stereo BTL + Mono PBTL) 3-D View

Layout Example (接下页)




图 89. 2.1 (Stereo BTL + Mono PBTL) Top Copper View

## 13 Register Maps

### 13.1 Registers - Page 0

#### 13.1.1 Register 1 (0x01)

**Figure 90. Register 1 (0x01)**

7	6	5	4	3	2	1	0
Reserved			RSTM	Reserved			RSTR
R/W			R/W	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27. Register 1 (0x01) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved			Reserved
4	RSTM	R/W	0	Reset Modules – This bit resets the interpolation filter and the DAC modules. Since the DSP is also reset, the coefficient RAM content will also be cleared by the DSP. This bit is auto cleared and can be set only in standby mode. 0: Normal 1: Reset modules
3-1	Reserved			Reserved
0	RSTR	R/W	0	Reset Registers – This bit resets the mode registers back to their initial values. The RAM content is not cleared, but the execution source will be back to ROM. This bit is auto cleared and must be set only when the DAC is in standby mode (resetting registers when the DAC is running is prohibited and not supported). 0: Normal 1: Reset mode registers

**Figure 91. Register 2 (0x02)**

7	6	5	4	3	2	1	0
DSPR	Reserved		RQST	Reserved			RQPD
R/W	R/W		R/W	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28. Register 2 (0x02) Field Descriptions**

Bit	Field	Type	Reset	Description
7	DSPR	R/W	1	DSP reset – When the bit is made 0, DSP will start powering up and send out data. This needs to be made 0 only after all the input clocks are (ASI,MCLK,PLLCLK) are settled so that DMA channels do not go out of sync. 0: Normal operation 1: Reset the DSP
6-5	Reserved	R/W		Reserved
4	RQST	R/W	0	Standby Request – When this bit is set, the DAC will be forced into a system standby mode, which is also the mode the system enters in the case of clock errors. In this mode, most subsystems will be powered down but the charge pump and digital power supply. 0: Normal operation 1: Standby mode
3-1	Reserved	R/W		Reserved
0	RQPD	R/W	0	Powerdown Request – When this bit is set, the DAC will be forced into powerdown mode, in which the power consumption would be minimum as the charge pump is also powered down. However, it will take longer to restart from this mode. This mode has higher precedence than the standby mode, i.e. setting this bit along with bit 4 for standby mode will result in the DAC going into powerdown mode. 0: Normal operation 1: Powerdown mode

**Figure 92. Register 3 (0x03)**

7	6	5	4	3	2	1	0
Reserved			RQML	Reserved			RQMR
RO			R/W	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29. Register 3 (0x03) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	RO		Reserved
4	RQML	R/W	0	Mute Left Channel – This bit issues soft mute request for the left channel. The volume will be smoothly ramped down/up to avoid pop/click noise. 0: Normal volume 1: Mute
3-1	Reserved	R/W		Reserved
0	RQMR	R/W	0	Mute Right Channel – This bit issues soft mute request for the right channel. The volume will be smoothly ramped down/up to avoid pop/click noise. 0: Normal volume 1: Mute

**Figure 93. Register 4 (0x04)**

7	6	5	4	3	2	1	0
Reserved			PLCK	Reserved			PLLE
R/W			R	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30. Register 4 (0x04) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W		Reserved
4	PLCK	R	0	PLL Lock Flag – This bit indicates whether the PLL is locked or not. When the PLL is disabled this bit always shows that the PLL is not locked. 0: The PLL is locked 1: The PLL is not locked
3-1	Reserved	R/W		Reserved
0	PLLE	R/W	1	PLL Enable – This bit enables or disables the internal PLL. When PLL is disabled, the master clock will be switched to the MCLK. 0: Disable PLL 1: Enable PLL

### 13.1.2 Register 6 (0x06)

**Figure 94. Register 6 (0x06)**

7	6	5	4	3	2	1	0
Reserved				DBPG	Reserved		
R/W				R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31. Register 6 (0x06) Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	Reserved		0	Reserved
3	DBPG	R/W	0	Page auto increment disable – Disable page auto increment mode. for non -zero books. When end of page is reached it goes back to 8th address location of next page when this bit is 0. When this bit is 1 it goes to 0 th location of current page itself like in older part. 0: Enable Page auto increment 1: Disable Page auto increment
2-0	Reserved	R/W	0	Reserved

### 13.1.3 Register 7 (0x07)

**Figure 95. Register 7 (0x07)**

7	6	5	4	3	2	1	0
Reserved			DEMP	Reserved			SDSL
R/W			R/W	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 32. Register 7 (0x07) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W	0	Reserved
4	DEMP	R/W	0	De-Emphasis Enable – This bit enables or disables the de-emphasis filter. The default coefficients are for 44.1 kHz sampling rate, but can be changed by reprogramming the appropriate coefficients in RAM. 0: De-emphasis filter is disabled 1: De-emphasis filter is enabled
3-1	Reserved	R/W	0	Reserved
0	SDSL	R/W	1	SDOUT Select – This bit selects what is being output as SDOUT via GPIO pins. 0: SDOUT is the DSP output (post-processing) 1: SDOUT is the DSP input (pre-processing)

### 13.1.4 Register 8 (0x08)

**Figure 96. Register 8 (0x08)**

7	6	5	4	3	2	1	0
Reserved		G2OE	MUTE OE	G0OE	Reserved		
R/W		R/W	R/W	R/W	R/W		

**Table 33. Register 8 (0x08) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved	R/W		Reserved
5	G2OE	R/W	0	GPIO2 Output Enable – This bit sets the direction of the GPIO2 pin 0: GPIO2 is input 1: GPIO2 is output
4	MUTE OE	R/W	0	MUTE Control Enable – This bit sets an enable of MUTE control from PCM to TPA 0: MUTE control disable 1: MUTE control enable

**Table 33. Register 8 (0x08) Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	G0OE	R/W	0	GPIO0 Output Enable – This bit sets the direction of the GPIO0 pin 0: GPIO0 is input 1: GPIO0 is output
2-0	Reserved	R/W	0	Reserved

### 13.1.5 Register 9 (0x09)

**Figure 97. Register 9 (0x09)**

7	6	5	4	3	2	1	0
Reserved		SCLKP	SCLKO	Reserved		LRCLKFSO	
R/W		R/W	R/W	R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 34. Register 9 (0x09) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved			Reserved
5	SCLKP	R/W	0	SCLK Polarity – This bit sets the inverted SCLK mode. In inverted SCLK mode, the DAC assumes that the LRCLK and DIN edges are aligned to the rising edge of the SCLK. Normally they are assumed to be aligned to the falling edge of the SCLK. 0: Normal SCLK mode 1: Inverted SCLK mode
4	SCLKO	R/W	0	SCLK Output Enable – This bit sets the SCLK pin direction to output for I2S master mode operation. In I2S master mode the PCM51xx outputs the reference SCLK and LRCLK, and the external source device provides the DIN according to these clocks. Use P0-R32 to program the division factor of the MCLK to yield the desired SCLK rate (normally 64 FS) 0: SCLK is input (I2S slave mode) 1: SCLK is output (I2S master mode)
3-1	Reserved			Reserved
0	LRKO	R/W	0	LRCLK Output Enable – This bit sets the LRCLK pin direction to output for I2S master mode operation. In I2S master mode the PCM51xx outputs the reference SCLK and LRCLK, and the external source device provides the DIN according to these clocks. Use P0-R33 to program the division factor of the SCLK to yield 1 FS for LRCLK. 0: LRCLK is input (I2S slave mode) 1: LRCLK is output (I2S master mode)

### 13.1.6 Register 12 (0x0C)

**Figure 98. Register 12 (0x0C)**

7	6	5	4	3	2	1	0
Reserved						RSCLK	RLRK
R/W						R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 35. Register 12 (0x0C) Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	Reserved	R/W		Reserved
1	RSCLK	R/W	0	Master Mode SCLK Divider Reset – This bit, when set to 0, will reset the MCLK divider to generate SCLK clock for I2S master mode. To use I2S master mode, the divider must be enabled and programmed properly. 0: Master mode SCLK clock divider is reset 1: Master mode SCLK clock divider is functional

**Table 35. Register 12 (0x0C) Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RLRK	R/W	1	Master Mode LRCLK Divider Reset – This bit, when set to 0, will reset the SCLK divider to generate LRCLK clock for I2S master mode. To use I2S master mode, the divider must be enabled and programmed properly. 0: Master mode LRCLK clock divider is reset 1: Master mode LRCLK clock divider is functional

**13.1.7 Register 13 (0x0D)**
**Figure 99. Register 13 (0x0D)**

7	6	5	4	3	2	1	0
Reserved			SREF	Reserved	SDSP		
R/W			R/W	R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 36. Register 13 (0x0D) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W		Reserved
4	SREF	R/W	0	DSP clock source – This bit select the source clock for internal PLL. This bit is ignored and overridden in clock auto set mode. 0: The PLL reference clock is MCLK 1: The PLL reference clock is SCLK 010: The PLL reference clock is oscillator clock 011: The PLL reference clock is GPIO (selected using P0-R18) Others: Reserved (PLL reference is muted)
3	Reserved	R/W		Reserved
2-0	SDSP	R/W	0	DAC clock source – These bits select the source clock for DSP clock divider. 000: Master clock (PLL/MCLK and OSC auto-select) 001: PLL clock 010: OSC clock 011: MCLK clock 100: SCLK clock 101: GPIO (selected using P0-R16) Others: Reserved (muted)

**13.1.8 Register 14 (0x0E)**
**Figure 100. Register 14 (0x0E)**

7	6	5	4	3	2	1	0
Reserved	SDAC			Reserved	SOSR		
R/W	R/W			R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 37. Register 14 (0x0E) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W	0	Reserved
6-4	SDAC	R/W	0	DAC clock source – These bits select the source clock for DAC clock divider. 000: Master clock (PLL/MCLK and OSC auto-select) 001: PLL clock 010: OSC clock 011: MCLK clock 100: SCLK clock 101: GPIO (selected using P0-R16) Others: Reserved (muted)
3	Reserved	R/W	0	Reserved
2-0	SOSR	R/W	0	OSR clock source – These bits select the source clock for OSR clock divider. 000: DAC clock 001: Master clock (PLL/MCLK and OSC auto-select) 010: PLL clock 011: OSC clock 100: MCLK clock 101: SCLK clock 110: GPIO (selected using P0-R17) Others: Reserved (muted)

**13.1.9 Register 15 (0x0F)**
**Figure 101. Register 15 (0x0F)**

7	6	5	4	3	2	1	0
Reserved					SNCP		
R/W					R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 38. Register 15 (0x0F) Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	Reserved	R/W		Reserved
2-0	SNCP	R/W	0	NCP clock source – These bits select the source clock for CP clock divider. 000: DAC clock 001: Master clock (PLL/MCLK and OSC auto-select) 010: PLL clock 011: OSC clock 100: MCLK clock 101: SCLK clock 110: GPIO (selected using P0-R17) Others: Reserved (muted)

**13.1.10 Register 16 (0x10)**
**Figure 102. Register 16 (0x10)**

7	6	5	4	3	2	1	0
Reserved	GDSP			Reserved	GDAC		
R/W	R/W			R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 39. Register 16 (0x10) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W	0	Reserved
6-4	GDSP	R/W	0	GPIO Source for uCDSP clk – These bits select the GPIO pins as clock input source when GPIO is selected as DSP clock divider source. 000: N/A 001: N/A 010: N/A 011: GPIO0 100: N/A 101: GPIO2 Others: Reserved (muted)
3	Reserved	R/W	0	Reserved
2-0	GDAC	R/W	0	GPIO Source for DAC clk – These bits select the GPIO pins as clock input source when GPIO is selected as DAC clock divider source. 000: N/A 001: N/A 010: N/A 011: GPIO0 100: N/A 101: GPIO2 Others: Reserved (muted)

**13.1.11 Register 17 (0x11)**
**Figure 103. Register 17 (0x11)**

7	6	5	4	3	2	1	0
Reserved	GNCP			Reserved	GOSR		
R/W	R/W			R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 40. Register 17 (0x11) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W	0	Reserved
6-4	GNCP	R/W	0	GPIO Source for NCP clk – These bits select the GPIO pins as clock input source when GPIO is selected as CP clock divider source 000: N/A 001: N/A 010: Reserved 011: GPIO0 100: N/A 101: GPIO2 Others: Reserved (muted)
3	Reserved	R/W	0	Reserved
2-0	GOSR	R/W	0	GPIO Source for OSR clk – These bits select the GPIO pins as clock input source when GPIO is selected as OSR clock divider source. 000: N/A 001: N/A 010: Reserved 011: GPIO0 100: N/A 101: GPIO2 Others: Reserved (muted)

**13.1.12 Register 18 (0x12)**
**Figure 104. Register 18 (0x12)**

7	6	5	4	3	2	1	0
Reserved						GREF	
R/W						R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 41. Register 18 (0x12) Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	Reserved	R/W	0	Reserved
2-0	GREF	R/W	0	GPIO Source for PLL reference clk – These bits select the GPIO pins as clock input source when GPIO is selected as the PLL reference clock source. 000: N/A 001: N/A 010: Reserved 011: GPIO0 100: N/A 101: GPIO2 Others: Reserved (muted)

**13.1.13 Register 20 (0x14)**

**Figure 105. Register 20 (0x14)**

7	6	5	4	3	2	1	0
Reserved				PPDV			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 42. Register 20 (0x14) Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	Reserved	R/W	0	Reserved
3-0	PPDV	R/W	0	PLL P – These bits set the PLL divider P factor. These bits are ignored in clock auto set mode. 0000: P=1 0001: P=2 ... 1110: P=15 1111: Prohibited (do not set this value)

**13.1.14 Register 21 (0x15)**
**Figure 106. Register 21 (0x15)**

7	6	5	4	3	2	1	0
Reserved				PJDV			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 43. Register 21 (0x15) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved		0	Reserved
5-0	PJDV	R/W	001000	PLL J – These bits set the J part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 000000: Prohibited (do not set this value) 000001: J=1 000010: J=2 ... 111111: J=63

**13.1.15 Register 22 (0x16)**
**Figure 107. Register 22 (0x16)**

7	6	5	4	3	2	1	0
Reserved				PDDV			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 44. Register 22 (0x16) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved	R/W		Reserved
5-0	PDDV	R/W	0	PLL D (MSB) – These bits set the D part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 0 (in decimal): D=0000 1 (in decimal): D=0001 ... 9999 (in decimal): D=9999 Others: Prohibited (do not set)

**13.1.16 Register 23 (0x17)**
**Figure 108. Register 23 (0x17)**

7	6	5	4	3	2	1	0
PDDV							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 45. Register 23 (0x17) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PDDV	R/W	0	PLL D (LSB) – These bits set the D part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 0 (in decimal): D=0000 1 (in decimal): D=0001 ... 9999 (in decimal): D=9999 Others: Prohibited (do not set)

**13.1.17 Register 24 (0x18)**
**Figure 109. Register 24 (0x18)**

7	6	5	4	3	2	1	0
Reserved				PRDV			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 46. Register 24 (0x18) Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	Reserved	R/W		Reserved
3-0	PRDV	R/W	0	PLL R – These bits set the R part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 0000: R=1 0001: R=2 ... 1111: R=16

**13.1.18 Register 27 (0x1B)**
**Figure 110. Register 27 (0x1B)**

7	6	5	4	3	2	1	0
Reserved			DDSP				
R/W			R/W				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 47. Register 27 (0x1B) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W		Reserved
6-0	DDSP	R/W	0	DSP Clock Divider – These bits set the source clock divider value for the DSP clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 0000001: Divide by 2 ... 1111111: Divide by 128

**13.1.19 Register 28 (0x1C)**
**Figure 111. Register 28 (0x1C)**

7	6	5	4	3	2	1	0
Reserved				DDAC			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 48. Register 28 (0x1C) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved			Reserved
6-4	DDAC	R/W	0	DAC Clock Divider – These bits set the source clock divider value for the DAC clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 0000001: Divide by 2 ... 1111111: Divide by 128
3-0		R/W	1	

**13.1.20 Register 29 (0x1D)**
**Figure 112. Register 29 (0x1D)**

7	6	5	4	3	2	1	0
Reserved				DNCP			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 49. Register 29 (0x1D) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved			Reserved
6-2	DNCP	R/W	0	NCP Clock Divider – These bits set the source clock divider value for the CP clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 0000001: Divide by 2 ... 1111111: Divide by 128
1-0		R/W	1	

**13.1.21 Register 30 (0x1E)**
**Figure 113. Register 30 (0x1E)**

7	6	5	4	3	2	1	0
Reserved				DOSR			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 50. Register 30 (0x1E) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved			Reserved
6-4	DOSR	R/W	0	OSR Clock Divider – These bits set the source clock divider value for the OSR clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 0000001: Divide by 2 ... 1111111: Divide by 128
3-0		R/W	1	

**13.1.22 Register 32 (0x20)**
**Figure 114. Register 32 (0x20)**

7	6	5	4	3	2	1	0
Reserved		DSCLK					
R/W		R/W					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 51. Register 32 (0x20) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W		Reserved
6-0	DSCLK	R/W	0	Master Mode SCLK Divider – These bits set the MCLK divider value to generate I2S master SCLK clock. 0000000: Divide by 1 0000001: Divide by 2 ... 1111111: Divide by 128

**13.1.23 Register 33 (0x21)**
**Figure 115. Register 33 (0x21)**

7	6	5	4	3	2	1	0
DLRK							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 52. Register 33 (0x21) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DLRK	R/W	0	Master Mode LRCLK Divider – These bits set the I2S master SCLK clock divider value to generate I2S master LRCLK clock 00000000: Divide by 1 00000001: Divide by 2 ... 11111111: Divide by 256

**13.1.24 Register 34 (0x22)**
**Figure 116. Register 34 (0x22)**

7	6	5	4	3	2	1	0
Reserved			I16E	Reserved	FSSP	FSSP	
R/W			R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 53. Register 34 (0x22) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W		Reserved
4	I16E	R/W	0	16x Interpolation – This bit enables or disables the 16x interpolation mode 0: 8x interpolation 1: 16x interpolation
3	Reserved	R/W		Reserved
2	FSSP	R/W	1	FS Speed Mode – These bits select the FS operation mode, which must be set according to the current audio sampling rate. These bits are ignored in clock auto set mode. 000: Reserved 001: Reserved 010: Reserved 011: 48 kHz 100: 88.2-96 kHz 101: Reserved 110: Reserved 111: 32kHz
1-0		R/W	0	

**13.1.25 Register 37 (0x25)**
**Figure 117. Register 37 (0x25)**

7	6	5	4	3	2	1	0
Reserved	IDFS	IDBK	IDSK	IDCH	IDCM	DCAS	IPLK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 54. Register 37 (0x25) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W		Reserved
6	IDFS	R/W	0	Ignore FS Detection – This bit controls whether to ignore the FS detection. When ignored, FS error will not cause a clock error. 0: Regard FS detection 1: Ignore FS detection
5	IDBK	R/W	0	Ignore SCLK Detection – This bit controls whether to ignore the SCLK detection against LRCLK. The SCLK must be stable between 32 FS and 256 FS inclusive or an error will be reported. When ignored, a SCLK error will not cause a clock error. 0: Regard SCLK detection 1: Ignore SCLK detection
4	IDSK	R/W	0	Ignore MCLK Detection – This bit controls whether to ignore the MCLK detection against LRCLK. Only some certain MCLK ratios within some error margin are allowed. When ignored, an MCLK error will not cause a clock error. 0: Regard MCLK detection 1: Ignore MCLK detection
3	IDCH	R/W	0	Ignore Clock Halt Detection – This bit controls whether to ignore the MCLK halt (static or frequency is lower than acceptable) detection. When ignored an MCLK halt will not cause a clock error. 0: Regard MCLK halt detection 1: Ignore MCLK halt detection
2	IDCM	R/W	0	Ignore LRCLK/SCLK Missing Detection – This bit controls whether to ignore the LRCLK/SCLK missing detection. The LRCLK/SCLK need to be in low state (not only static) to be deemed missing. When ignored an LRCLK/SCLK missing will not cause the DAC go into powerdown mode. 0: Regard LRCLK/SCLK missing detection 1: Ignore LRCLK/SCLK missing detection
1	DCAS	R/W	0	Disable Clock Divider Autoset – This bit enables or disables the clock auto set mode. When dealing with uncommon audio clock configuration, the auto set mode must be disabled and all clock dividers must be set manually.  Additionally, some clock detectors might also need to be disabled. The clock autoset feature will not work with PLL enabled in VCOM mode. In this case this feature has to be disabled and the clock dividers must be set manually. 0: Enable clock auto set 1: Disable clock auto set
0	IPLK	R/W	0	Ignore PLL Lock Detection – This bit controls whether to ignore the PLL lock detection. When ignored, PLL unlocks will not cause a clock error. The PLL lock flag at P0-R4, bit 4 is always correct regardless of this bit. 0: PLL unlocks raise clock error 1: PLL unlocks are ignored

**13.1.26 Register 40 (0x28)**
**Figure 118. Register 40 (0x28)**

7	6	5	4	3	2	1	0
Reserved		AFMT		Reserved		ALEN	
R/W		R/W		R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 55. Register 40 (0x28) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	–			
5-4	AFMT	R/W	0	I2S Data Format – These bits control both input and output audio interface formats for DAC operation. 00: I2S 01: DSP 10: RTJ 11: LTJ
3-2	Reserved	R/W		Reserved
1	ALEN	R/W	1	I2S Word Length – These bits control both input and output audio interface sample word lengths for DAC operation. 00: 16 bits 01: 20 bits 10: 24 bits 11: 32 bits
0		R/W	0	

**13.1.27 Register 41 (0x29)**
**Figure 119. Register 41 (0x29)**

7	6	5	4	3	2	1	0
AOFS							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 56. Register 41 (0x29) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	AOFS	R/W	0	I2S Shift – These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of SCLK from the starting (MSB) of audio frame to the starting of the desired audio sample. 00000000: offset = 0 SCLK (no offset) 00000001: offset = 1 SCLK 00000010: offset = 2 SCLKs ... 11111111: offset = 256 SCLKs

**13.1.28 Register 42 (0x2A)**
**Figure 120. Register 42 (0x2A)**

7	6	5	4	3	2	1	0
Reserved		AUPL		Reserved		AUPR	
R/W		R/W		R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 57. Register 42 (0x2A) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved	R/W		Reserved
5	AUPL	R/W	0	Left DAC Data Path – These bits control the left channel audio data path connection.
4		R/W	1	00: Zero data (mute) 01: Left channel data 10: Right channel data 11: Reserved (do not set)
3-2	Reserved	R/W		Reserved
1	AUPR	R/W	0	Right DAC Data Path – These bits control the right channel audio data path connection.
0		R/W	1	00: Zero data (mute) 01: Right channel data 10: Left channel data 11: Reserved (do not set)

**13.1.29 Register 43 (0x2B)**
**Figure 121. Register 43 (0x2B)**

7	6	5	4	3	2	1	0
Reserved				PSEL			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 58. Register 43 (0x2B) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W		Reserved
4-1	PSEL	R/W	0	DSP Program Selection – These bits select the DSP program to use for audio processing.
0		R/W	1	00000: Reserved 00001: Rom Mode 1 00010: Reserved 00011: Reserved

**13.1.30 Register 44 (0x2C)**
**Figure 122. Register 44 (0x2C)**

7	6	5	4	3	2	1	0
Reserved					CMDP		
R/W					R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 59. Register 44 (0x2C) Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	Reserved			Reserved
2-0	CMDP	R/W	0	Clock Missing Detection Period – These bits set how long both SCLK and LRCLK keep low before the audio clocks deemed missing and the DAC transitions to powerdown mode. 000: about 1 second 001: about 2 seconds 010: about 3 seconds ... 111: about 8 seconds

**13.1.31 Register 59 (0x3B)**
**Figure 123. Register 59 (0x3B)**

7	6	5	4	3	2	1	0
Reserved	AMTL			Reserved	AMTR		
R/W	R/W			R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 60. Register 59 (0x3B) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W		Reserved
6-4	AMTL	R/W	0	Auto Mute Time for Left Channel – These bits specify the length of consecutive zero samples at left channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms 001: 53 ms 010: 106.5 ms 011: 266.5 ms 100: 0.535 sec 101: 1.065 sec 110: 2.665 sec 111: 5.33 sec
3	Reserved	R/W		Reserved
2-0	AMTR	R/W	0	Auto Mute Time for Right Channel – These bits specify the length of consecutive zero samples at right channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms 001: 53 ms 010: 106.5 ms 011: 266.5 ms 100: 0.535 sec 101: 1.065 sec 110: 2.665 sec 111: 5.33 sec

**13.1.32 Register 60 (0x3C)**
**Figure 124. Register 60 (0x3C)**

7	6	5	4	3	2	1	0
Reserved						PCTL	
R/W						R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 61. Register 60 (0x3C) Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	Reserved	R/W	0	Reserved
1-0	PCTL	R/W	0	Digital Volume Control – These bits control the behavior of the digital volume. 00: The volume for Left and right channels are independent 01: Right channel volume follows left channel setting

**13.1.33 Register 61 (0x3D)**
**Figure 125. Register 61 (0x3D)**

7	6	5	4	3	2	1	0
VOLL							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 62. Register 61 (0x3D) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	VOLL	R/W	00110000	Left Digital Volume – These bits control the left channel digital volume. The digital volume is 24 dB to –103 dB in –0.5 dB step. 00000000: +24.0 dB 00000001: +23.5 dB ... 00101111: +0.5 dB 00110000: 0.0 dB 00110001: –0.5 dB ... 11111110: –103 dB 11111111: Mute

**13.1.34 Register 62 (0x3E)**
**Figure 126. Register 62 (0x3E)**

7	6	5	4	3	2	1	0
VOLR							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 63. Register 62 (0x3E) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	VOLR	R/W	00110000	Right Digital Volume – These bits control the right channel digital volume. The digital volume is 24 dB to –103 dB in –0.5 dB step. 00000000: +24.0 dB 00000001: +23.5 dB ... 00101111: +0.5 dB 00110000: 0.0 dB 00110001: –0.5 dB ... 11111110: –103 dB 11111111: Mute

**13.1.35 Register 63 (0x3F)**
**Figure 127. Register 63 (0x3F)**

7	6	5	4	3	2	1	0
VNDF		VNDS		VNUF		VNUS	
R/W		R/W		R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 64. Register 63 (0x3F) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	VNDF	R/W	00	Digital Volume Normal Ramp Down Frequency – These bits control the frequency of the digital volume updates when the volume is ramping down. The setting here is applied to soft mute request, asserted by XSMUTE pin or P0-R3. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly set the volume to zero (Instant mute)
5-4	VNDS	R/W	11	Digital Volume Normal Ramp Down Step – These bits control the step of the digital volume updates when the volume is ramping down. The setting here is applied to soft mute request, asserted by XSMUTE pin or P0-R3. 00: Decrement by 4 dB for each update 01: Decrement by 2 dB for each update 10: Decrement by 1 dB for each update 11: Decrement by 0.5 dB for each update
3-2	VNUF	R/W	00	Digital Volume Normal Ramp Up Frequency – These bits control the frequency of the digital volume updates when the volume is ramping up. The setting here is applied to soft unmute request, asserted by XSMUTE pin or P0-R3. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly restore the volume (Instant unmute)
1-0	VNUS	R/W	11	Digital Volume Normal Ramp Up Step – These bits control the step of the digital volume updates when the volume is ramping up. The setting here is applied to soft unmute request, asserted by XSMUTE pin or P0-R3. 00: Increment by 4 dB for each update 01: Increment by 2 dB for each update 10: Increment by 1 dB for each update 11: Increment by 0.5 dB for each update

**13.1.36 Register 64 (0x40)**
**Figure 128. Register 64 (0x40)**

7	6	5	4	3	2	1	0
VEDF		VEDS		Reserved			
R/W		R/W		R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 65. Register 64 (0x40) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	VEDF	R/W	0	Digital Volume Emergency Ramp Down Frequency – These bits control the frequency of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly set the volume to zero (Instant mute)
5-4	VEDS	R/W	1	Digital Volume Emergency Ramp Down Step – These bits control the step of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Decrement by 4 dB for each update 01: Decrement by 2 dB for each update 10: Decrement by 1 dB for each update 11: Decrement by 0.5 dB for each update
3-0	Reserved	R/W		Reserved

**13.1.37 Register 65 (0x41)**
**Figure 129. Register 65 (0x41)**

7	6	5	4	3	2	1	0
Reserved					ACTL	AMLE	AMRE
R/W					R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 66. Register 65 (0x41) Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	Reserved	R/W		Reserved
2	ACTL	R/W	1	Auto Mute Control**NOBUS** – This bit controls the behavior of the auto mute upon zero sample detection. The time length for zero detection is set with P0-R59. 0: Auto mute left channel and right channel independently. 1: Auto mute left and right channels only when both channels are about to be auto muted.
1	AMLE	R/W	1	Auto Mute Left Channel**NOBUS** – This bit enables or disables auto mute on right channel. Note that when right channel auto mute is disabled and the P0-R65, bit 2 is set to 1, the left channel will also never be auto muted. 0: Disable right channel auto mute 1: Enable right channel auto mute
0	AMRE	R/W	1	Auto Mute Right Channel**NOBUS** – This bit enables or disables auto mute on left channel. Note that when left channel auto mute is disabled and the P0-R65, bit 2 is set to 1, the right channel will also never be auto muted. 0: Disable left channel auto mute 1: Enable left channel auto mute

**13.1.38 Register 67 (0x43)**

**Figure 130. Register 67 (0x43)**

7	6	5	4	3	2	1	0
DLPA		DRPA		DLPM		DRPM	
R/W		R/W		R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 67. Register 67 (0x43) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	DLPA	R/W	0	Left DAC primary AC dither gain – These bits control the AC dither gain for left channel primary DAC modulator. 00: AC dither gain = 0.125 01: AC dither gain = 0.25
5-4	DRPA	R/W	0	Right DAC primary AC dither gain – These bits control the AC dither gain for right channel primary DAC modulator. 00: AC dither gain = 0.125 01: AC dither gain = 0.25
3-2	DLPM	R/W	0	Left DAC primary DEM dither gain – These bits control the dither gain for left channel primary Galton DEM. 00: DEM dither gain = 0.5 01: DEM dither gain = 1.0 Others: Reserved (do not set)
1-0	DRPM	R/W	0	Right DAC primary DEM dither gain – These bits control the dither gain for right channel primary Galton DEM. 00: DEM dither gain = 0.5 01: DEM dither gain = 1.0 Others: Reserved (do not set)

### 13.1.39 Register 68 (0x44)

**Figure 131. Register 68 (0x44)**

7	6	5	4	3	2	1	0
Reserved						DLPD	
R/W						R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 68. Register 68 (0x44) Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	Reserved	R/W		Reserved
2-0	DLPD	R/W	0	Left DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither 00000000001 : $2^{-11} \times 1/32$ FS 00000000010 : $2^{-10} \times 1/32$ FS

### 13.1.40 Register 69 (0x45)

**Figure 132. Register 69 (0x45)**

7	6	5	4	3	2	1	0
DLPD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 69. Register 69 (0x45) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DLPD	R/W	0	Left DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input.  00000000000 : No DC dither 00000000001 : $2^{-11} \times 1/32$ FS 00000000010 : $2^{-10} \times 1/32$ FS

**13.1.41 Register 70 (0x46)**
**Figure 133. Register 70 (0x46)**

7	6	5	4	3	2	1	0
DRPD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 70. Register 70 (0x46) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DRPD	R/W	0	Right DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 0000000000 : No DC dither 0000000001 : $2^{-11} \times 1/32$ FS 0000000010 : $2^{-10} \times 1/32$ FS

**13.1.42 Register 71 (0x47)**
**Figure 134. Register 71 (0x47)**

7	6	5	4	3	2	1	0
DRPD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 71. Register 71 (0x47) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DRPD	R/W	0	Right DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 0000000000 : No DC dither 0000000001 : $2^{-11} \times 1/32$ FS 0000000010 : $2^{-10} \times 1/32$ FS

**13.1.43 Register 72 (0x48)**
**Figure 135. Register 72 (0x48)**

7	6	5	4	3	2	1	0
DLSA		DRSA		DLSM		RSM	
R/W		R/W		R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 72. Register 72 (0x48) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	DLSA	R/W	01	Left DAC secondary AC dither gain – These bits control the AC dither gain for left channel secondary DAC. 00: AC dither gain = 0.125 01: AC dither gain = 0.25
5-4	DRSA	R/W	01	Right DAC secondary AC dither gain – These bits control the AC dither gain for right channel secondary DAC modulator. 00: AC dither gain = 0.125 01: AC dither gain = 0.25 10: AC dither gain = 0.5 11: no AC dither
3-2	DLSM	R/W	01	Left DAC secondary DEM dither gain – These bits control the dither gain for left channel secondary Galton DEM. 00: DEM dither gain = 0.5 01: DEM dither gain = 1.0 Others: Reserved (do not set)
1-0	DRSM	R/W	01	Right DAC secondary DEM dither gain – These bits control the dither gain for right channel secondary Galton DEM. 00: DEM dither gain = 0.5 01: DEM dither gain = 1.0 Others: Reserved (do not set)

**13.1.44 Register 73 (0x49)**
**Figure 136. Register 73 (0x49)**

7	6	5	4	3	2	1	0
DLSD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 73. Register 73 (0x49) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DLSD	R/W	0	Left DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel secondary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither 00000000001 : $2^{-11} \times 1/32$ FS 00000000010 : $2^{-10} \times 1/32$ FS

**13.1.45 Register 74 (0x4A)**
**Figure 137. Register 74 (0x4A)**

7	6	5	4	3	2	1	0
DLSD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 74. Register 74 (0x4A) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DLSD	R/W	0	Left DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel secondary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither 00000000001 : $2^{-11} \times 1/32$ FS 00000000010 : $2^{-10} \times 1/32$ FS

**13.1.46 Register 75 (0x4B)**
**Figure 138. Register 75 (0x4B)**

7	6	5	4	3	2	1	0
DRSD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 75. Register 75 (0x4B) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DRSD	R/W	0000000 0	Right DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel secondary DAC modulator. The DC dither is expressed in Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input.  00000000000 : No DC dither 00000000001 : $2^{-11} \times 1/32$ FS 00000000010 : $2^{-10} \times 1/32$ FS

**13.1.47 Register 76 (0x4C)**
**Figure 139. Register 76 (0x4C)**

7	6	5	4	3	2	1	0
DRSD							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 76. Register 76 (0x4C) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DRSD	R/W	0000000 0	Right DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel secondary DAC modulator. The DC dither is expressed in Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input.  00000000000 : No DC dither 00000000001 : $2^{-11} \times 1/32$ FS 00000000010 : $2^{-10} \times 1/32$ FS

**13.1.48 Register 78 (0x4E)**
**Figure 140. Register 78 (0x4E)**

7	6	5	4	3	2	1	0
OLOF							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 77. Register 78 (0x4E) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	OLOF	R/W	0000000 0	Left OFSCAL offset – These bits controls the amount of manual DC offset to be added to the left channel DAC output. The additional offset would be approximately the negative of the decimal value of this register divided by 4 in mV. 01111111 : –31.75 mV 01111110 : –31.50 mV ... 00000010 : –0.50 mV 00000001 : –0.25 mV 00000000 : 0.0 mV 11111111 : +0.25 mV 11111110 : +0.50 mV ... 10000000 : +32.0 mV

**13.1.49 Register 79 (0x4F)**
**Figure 141. Register 79 (0x4F)**

7	6	5	4	3	2	1	0
OROF							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 78. Register 79 (0x4F) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	OROF	R/W	0	Right OFSCAL offset – These bits controls the amount of manual DC offset to be added to the right channel DAC output. The additional offset would be approximately the negative of the decimal value of this register divided by 4 in mV. 01111111 : –31.75 mV 01111110 : –31.50 mV ... 00000010 : –0.50 mV 00000001 : –0.25 mV 00000000 : 0.0 mV 11111111 : +0.25 mV 11111110 : +0.50 mV ... 10000000 : +32.0 mV

**13.1.50 Register 83 (0x53)**
**Figure 142. Register 83 (0x53)**

7	6	5	4	3	2	1	0
Reserved				G0SL			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 79. Register 83 (0x53) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W		Reserved
4-0	G0SL	R/W	0	GPIO0 Output Selection – These bits select the signal to output to GPIO0. To actually output the selected signal, the GPIO0 must be set to output mode at P0-R8. 0110: Clock invalid flag (clock error or clock changing or clock missing) 0111: Serial audio interface data output (SDOUT) 1000: Analog mute flag for left channel (low active) 1001: Analog mute flag for right channel (low active) 1010: PLL lock flag 1011: Charge pump clock 1100: Reserved 1101: Reserved 1110: Under voltage flag, asserted when XSMUTE voltage is higher than 0.7 DVDD 1111: Under voltage flag, asserted when XSMUTE voltage is higher than 0.3 DVDD ** INTERNAL ** 1100: Short detection flag for left channel 1101: Short detection flag for right channel 10000: PLL clock/4 10001: Oscillator clock/4 10010: Impedance sense flag for left channel 10011: Impedance sense flag for right channel 10100: Internal UVP flag, becomes low when VDD falls below roughly 2.7V 10101: Offset calibration flag, asserted when the system is offset calibrating itself. 10110: Clock error flag 10111: Clock changing flag 11000: Clock missing flag 11001: Clock halt detection flag 11010: DSP boot done flag 11011: Charge pump voltage output valid flag (low active) Others: N/A (zero)

**13.1.51 Register 85 (0x55)**
**Figure 143. Register 85 (0x55)**

7	6	5	4	3	2	1	0
Reserved				G2SL			
R/W				R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 80. Register 85 (0x55) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W	0	Reserved
4-0	G2SL	R/W	0	<p>GPIO2 Output Selection – These bits select the signal to output to GPIO2. To actually output the selected signal, the GPIO2 must be set to output mode at P0-R8.</p> <p>0000: off (low)  0001: DSP GPIO2 output  0010: Register GPIO2 output (P0-R86, bit 5)  0011: Auto mute flag (asserted when both L and R channels are auto muted)  0100: Auto mute flag for left channel  0101: Auto mute flag for right channel  0110: Clock invalid flag (clock error or clock changing or clock missing)  0111: Serial audio interface data output (SDOUT)  1000: Analog mute flag for left channel (low active)  1001: Analog mute flag for right channel (low active)  1010: PLL lock flag  1011: Charge pump clock  1100: Reserved  1101: Reserved  1110: Under voltage flag, asserted when XSMUTE voltage is higher than 0.7 DVDD  1111: Under voltage flag, asserted when XSMUTE voltage is higher than 0.3 DVDD **  INTERNAL **  1100: Short detection flag for left channel  1101: Short detection flag for right channel  10000: PLL clock/4 10001: Oscillator clock/4  10010: Impedance sense flag for left channel  10011: Impedance sense flag for right channel  10100: Internal UVP flag, becomes low when VDD falls below roughly 2.7V  10101: Offset calibration flag, asserted when the system is offset calibrating itself.  10110: Clock error flag  10111: Clock changing flag  11000: Clock missing flag  11001: Clock halt detection flag  11010: DSP boot done flag  11011: Charge pump voltage output valid flag (low active)  Others: N/A (zero)</p>

**13.1.52 Register 86 (0x56)**
**Figure 144. Register 86 (0x56)**

7	6	5	4	3	2	1	0
R/W		R/W	R/W	R/W	R/W		R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 81. Register 86 (0x56) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved	R/W	0	Reserved
5	GOUT2	R/W	0	GPIO Output Control – This bit controls the GPIO2 output when the selection at P0-R85 is set to 0010 (register output) 0: Output low 1: Output high
4	MUTE	R/W	0	This bit controls the MUTE output when the selection at P0-R84 is set to 0010 (register output). 0: Output low 1: Output high
3	GOUT0	R/W	0	This bit controls the GPIO0 output when the selection at P0-R83 is set to 0010 (register output) 0: Output low 1: Output high
2-0	Reserved	R/W	0	Reserved

**13.1.53 Register 87 (0x57)**
**Figure 145. Register 87 (0x57)**

7	6	5	4	3	2	1	0
R/W		R/W	R/W	R/W	R/W		R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 82. Register 87 (0x57) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved	R/W	0	Reserved
5	GINV2	R/W	0	GPIO Output Inversion – This bit controls the polarity of GPIO2 output. When set to 1, the output will be inverted for any signal being selected. 0: Non-inverted 1: Inverted
4	MUTE	R/W	0	This bit controls the polarity of MUTE output. When set to 1, the output will be inverted for any signal being selected. 0: Non-inverted 1: Inverted
3	GINV0	R/W	0	This bit controls the polarity of GPIO0 output. When set to 1, the output will be inverted for any signal being selected. 0: Non-inverted 1: Inverted
2-0	Reserved	R/W	0	Reserved

**13.1.54 Register 88 (0x58)**
**Figure 146. Register 88 (0x58)**

7	6	5	4	3	2	1	0
			DIEI				
			R				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 83. Register 88 (0x58) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DIEI	RO	0x84	Die ID, Device ID = 0x84

**13.1.55 Register 91 (0x5B)**
**Figure 147. Register 91 (0x5B)**

7	6	5	4	3	2	1	0
Reserved	DTFS			DTSR			
R/W	R			R			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 84. Register 91 (0x5B) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W	0	Reserved
6-4	DTFS	R	0	Detected FS – These bits indicate the currently detected audio sampling rate. 000: Error (Out of valid range) 001: 8 kHz 010: 16 kHz 011: 32-48 kHz 100: 88.2-96 kHz 101: 176.4-192 kHz 110: 384 kHz
3-0	DTSR	R	0	Detected MCLK Ratio – These bits indicate the currently detected MCLK ratio. Note that even if the MCLK ratio is not indicated as error, clock error might still be flagged due to incompatible combination with the sampling rate. Specifically the MCLK ratio must be high enough to allow enough DSP cycles for minimal audio processing when PLL is disabled. The absolute MCLK frequency must also be lower than 50 MHz. 0000: Ratio error (The MCLK ratio is not allowed) 0001: MCLK = 32 FS 0010: MCLK = 48 FS 0011: MCLK = 64 FS 0100: MCLK = 128 FS 0101: MCLK = 192 FS 0110: MCLK = 256 FS 0111: MCLK = 384 FS 1000: MCLK = 512 FS 1001: MCLK = 768 FS 1010: MCLK = 1024 FS 1011: MCLK = 1152 FS 1100: MCLK = 1536 FS 1101: MCLK = 2048 FS 1110: MCLK = 3072 FS

**13.1.56 Register 92 (0x5C)**
**Figure 148. Register 92 (0x5C)**

7	6	5	4	3	2	1	0
Reserved							DTBR
R/W							R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 85. Register 92 (0x5C) Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	Reserved	R/W	0	Reserved
0	DTBR	R	0	Detected SCLK Ratio (MSB)

**13.1.57 Register 93 (0x5D)**
**Figure 149. Register 93 (0x5D)**

7	6	5	4	3	2	1	0
DTBR							
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 86. Register 93 (0x5D) Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DTBR	R/W		Detected SCLK Ratio (LSB) – These bits indicate the currently detected SCLK ratio, i.e. the number of SCLK clocks in one audio frame. Note that for extreme case of SCLK = 1 FS (which is not usable anyway), the detected ratio will be unreliable

**13.1.58 Register 94 (0x5E)**
**Figure 150. Register 94 (0x5E)**

7	6	5	4	3	2	1	0
Reserved	CDST6	CDST5	CDST4	CDST3	CDST2	CDST1	CDST0
R/W	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 87. Register 94 (0x5E) Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved	R/W	0	Reserved
6	CDST6	R		Clock Detector Status – This bit indicates whether the MCLK clock is present or not. 0: MCLK is present 1: MCLK is missing (halted)
5	CDST5	R		This bit indicates whether the PLL is locked or not. The PLL will be reported as unlocked when it is disabled. 0: PLL is locked 1: PLL is unlocked
4	CDST4	R		This bit indicates whether the both LRCLK and SCLK are missing (tied low) or not. 0: LRCLK and/or SCLK is present 1: LRCLK and SCLK are missing
3	CDST3	R		This bit indicates whether the combination of current sampling rate and MCLK ratio is valid for clock auto set. 0: The combination of FS/MCLK ratio is valid 1: Error (clock auto set is not possible)
2	CDST2	R		This bit indicates whether the MCLK is valid or not. The MCLK ratio must be detectable to be valid. There is a limitation with this flag, that is, when the low period of LRCLK is less than or equal to five SCLKs, this flag will be asserted (MCLK invalid reported). 0: MCLK is valid 1: MCLK is invalid
1	CDST1	R		This bit indicates whether the SCLK is valid or not. The SCLK ratio must be stable and in the range of 32-256FS to be valid. 0: SCLK is valid 1: SCLK is invalid
0	CDST0	R		This bit indicated whether the audio sampling rate is valid or not. The sampling rate must be detectable to be valid. There is a limitation with this flag, that is when this flag is asserted and P0-R37 is set to ignore all asserted error flags such that the DAC recovers, this flag will be de-asserted (sampling rate invalid not reported anymore). 0: Sampling rate is valid 1: Sampling rate is invalid

**13.1.59 Register 95 (0x5F)**
**Figure 151. Register 95 (0x5F)**

7	6	5	4	3	2	1	0
Reserved			LTSH	Reserved	CKMF	CSRF	CERF
R/W			R	R/W	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 88. Register 95 (0x5F) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W	0	Reserved
4	LTSH	R		Latched Clock Halt – This bit indicates whether MCLK halt has occurred. The bit is cleared when read. 0: MCLK halt has not occurred 1: MCLK halt has occurred since last read
3	Reserved	R/W	0	Reserved
2	CKMF	R		Clock Missing – This bit indicates whether the LRCLK and SCLK are missing (tied low). 0: LRCLK and/or SCLK is present 1: LRCLK and SCLK are missing
1	CSRF	R		Clock Resync Request – This bit indicates whether the clock resynchronization is in progress. 0: Not resynchronizing 1: Clock resynchronization is in progress
0	CERF	R		Clock Error – This bit indicates whether a clock error has occurred. The bit is cleared when read 0: Clock error has not occurred 1: Clock error has occurred.

**13.1.60 Register 108 (0x6C)**
**Figure 152. Register 108 (0x6C)**

7	6	5	4	3	2	1	0
Reserved						AML M	AM R M
R/W						R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 89. Register 108 (0x6C) Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	Reserved	R/W	0	Reserved
1	AML M	R		Left Analog Mute Monitor – This bit is a monitor for left channel analog mute status. 0: Mute 1: Unmute
0	AM R M	R		Right Analog Mute Monitor – This bit is a monitor for right channel analog mute status. 0: Mute 1: Unmute

**13.1.61 Register 119 (0x77)**
**Figure 153. Register 119 (0x77)**

7	6	5	4	3	2	1	0
Reserved		GPIN2	MUTE	GPIN0	Reserved	Reserved	Reserved
R/W		R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 90. Register 119 (0x77) Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved	R/W	0	Reserved
5	GPIN2	RO		GPIO Input States – This bit indicates the logic level at GPIO2 pin. 0: Low 1: High
4	MUTE	RO		This bit indicates the logic level at MUTE pin. 0: Low 1: High
3	GPIN0	RO		This bit indicates the logic level at GPIO0 pin. 0: Low 1: High
2		RO		N/A 0: Low 1: High
1		RO		N/A 0: Low 1: High
0		RO		N/A 0: Low 1: High

**13.1.62 Register 120 (0x78)**

**Figure 154. Register 120 (0x78)**

7	6	5	4	3	2	1	0
Reserved			AMFL	Reserved			AMFR
R/W			R	R/W			R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 91. Register 120 (0x78) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W	0	Reserved
4	AMFL	R		Auto Mute Flag for Left Channel – This bit indicates the auto mute status for left channel. 0: Not auto muted 1: Auto muted
3-1	Reserved	R/W	0	Reserved
0	AMFR	R		Auto Mute Flag for Right Channel – This bit indicates the auto mute status for right channel. 0: Not auto muted 1: Auto muted

## 13.2 Registers - Page 1

### 13.2.1 Register 1 (0x01)

**Figure 155. Register 1 (0x01)**

7	6	5	4	3	2	1	0
Reserved							OSEL
R/W							R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 92. Register 1 (0x01) Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	Reserved	R/W	0	Reserved
0	OSEL	R/W	0	Output Amplitude Type - This bit selects the output amplitude type. The clock autoset feature will not work with PLL enabled in VCOM mode. In this case this feature has to be disabled via P0-R37 and the clock dividers must be set manually. 0: VREF mode (Constant output amplitude against AVDD variation) 1: VCOM mode (Output amplitude is proportional to AVDD variation)

### 13.2.2 Register 2 (0x02)

**Figure 156. Register 2 (0x02)**

7	6	5	4	3	2	1	0
Reserved			LAGN	Reserved			RAGN
R/W			R/W	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 93. Register 2 (0x02) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W	0	Reserved
4	LAGN	R/W	0	Analog Gain Control for Left Channel - This bit controls the left channel analog gain. 0: 0 dB 1: -6 dB
3-1	Reserved	R/W	0	Reserved

**Table 93. Register 2 (0x02) Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RAGN	R/W	0	Analog Gain Control for Right Channel - This bit controls the right channel analog gain. 0: 0 dB 1: -6 dB

**13.2.3 Register 6 (0x06)**
**Figure 157. Register 6 (0x06)**

7	6	5	4	3	2	1	0
Reserved							AMCT
R/W							R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 94. Register 6 (0x06) Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	Reserved	R/W	0	Reserved
0	AMCT	R/W	1	Analog Mute Control -This bit enables or disables analog mute following digital mute. 0: Disabled 1: Enabled

**13.2.4 Register 7 (0x07)**
**Figure 158. Register 7 (0x07)**

7	6	5	4	3	2	1	0
Reserved			AGBL	Reserved			AGBR
R/W			R/W	R/W			R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 95. Register 7 (0x07) Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R/W	0	Reserved
4	AGBL	R/W	0	Analog +10% Gain for Left Channel - This bit enables or disables amplitude boost mode for left channel. 0: Normal amplitude 1: +10% (+0.8 dB) boosted amplitude
3-1	Reserved	R/W	0	Reserved
0	AGBR	R/W	0	Analog +10% Gain for Right Channel - This bit enables or disables amplitude boost mode for right channel. 0: Normal amplitude 1: +10% (+0.8 dB) boosted amplitude

**13.2.5 Register 9 (0x09)**
**Figure 159. Register 9 (0x09)**

7	6	5	4	3	2	1	0
Reserved						DEME	VCPD
R/W						R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 96. Register 9 (0x09) Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	Reserved	R/W	0	Reserved
1	DEME	R/W	0	VCOM Pin as De-emphasis Control - This bit controls whether to use the DEEMP/VCOM pin as De-emphasis control. 0: Disabled (DEEMP/VCOM is not used to control De-emphasis) 1: Enabled (DEEMP/VCOM is used to control De-emphasis)
0	VCPD	R/W	1	Power down control for VCOM - This bit controls VCOM powerdown switch. 0: VCOM is powered on 1: VCOM is powered down

## 14 器件和文档支持

### 14.1 器件支持

#### 14.1.1 器件命名规则

[Glossary](#)部分列出的术语是根据多项德州仪器 (TI) 计划定义的通用术语（包括常用的缩写和单词），符合 JEDEC、IPC、IEEE 等行业标准。本部分提供的术语定义了特定于本产品 and 文档、附属产品、或本产品使用的支持工具和软件的单词、短语和缩写。如对定义和术语有其他疑问，请访问 [e2e 音频放大器论坛](#)。

**桥接负载 (BTL)** 是一种输出配置，其中扬声器的两端分别连接一个半桥。

**DUT** 是指被测器件，用于区分其他器件。

闭环架构是一种拓扑结构，其中放大器监视输出引脚、对比输出信号与输入信号，并尝试修正输出信号的非线性。

动态控件是指系统或最终用户在正常使用时可更改的控件。

**GPIO** 是通用输入/输出引脚。该引脚是一个高度可配置的双向数字引脚，可执行系统所需的多种功能。

主机处理器（也称系统处理器、标量、主机或系统控制器）是指用作中央系统控制器的器件，可为其连接的器件提供控制信息，从其上游器件采集音频源数据后分配给其他器件。该器件通常配置音频路径中音频处理器件（如 TAS5782M）的控件，从而根据频率响应、时间校准、目标声压级、系统安全工作区域和用户偏好优化扬声器的音频输出。

**HybridFlow** 通过搭配使用 RAM 内置的元件和 ROM 内置的元件构成一款可配置器件，与完全可编程器件相比更加易于使用，而且还能保持足够的灵活性以适应多种应用

**最大持续输出功率**是指放大器在 25°C 工作环境温度下可持续（不关断）提供的最大输出功率。测试该参数时，当放大器温度达到热平衡点并且不再升高时停止测试

**并行桥接负载 (PBTL)** 是一种输出配置，其中扬声器的两端分别连接一对并行放置的半桥。

$r_{DS(on)}$  是指放大器输出级中所用 MOSFET 的导通电阻。

**静态控制/静态配置**是指系统正常使用时不发生变化的控件。

**过孔**是指 PCB 中的镀铜通孔。

#### 14.1.2 开发支持

有关 RDGUI 软件，请咨询当地的现场支持工程师。

### 14.2 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 14.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

**TI E2E™ 在线社区** *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 14.4 商标

Burr-Brown, PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 14.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 14.6 Glossary



**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 15 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请参阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5782MDCA	ACTIVE	HTSSOP	DCA	48	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	BURR-BROWN TAS5782M	
TAS5782MDCAR	ACTIVE	HTSSOP	DCA	48	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	BURR-BROWN TAS5782M	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# MECHANICAL DATA

DCA (R-PDSO-G48)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA

DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206320-7/S 11/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司