
SCCS021B - MAY 1994 - REVISED OCTOBER 2001

- **Function and Pinout Compatible With FCT** and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- **3-State Outputs**
- CY54FCT373T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT373T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

CY54FCT373T . . . D PACKAGE CY74FCT373T...Q OR SO PACKAGE (TOP VIEW)



description

The 'FCT373T devices consist of eight latches with 3-state outputs for bus-organized applications. When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable $(\overline{\sf OE})$ input is low. When $\overline{\text{OE}}$ is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACI	(AGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	4.7	CY74FCT373CTQCT	FCT373C
	SOIC - SO	Tube	4.7	CY74FCT373CTSOC	FCT373C
	3010 - 30	Tape and reel	4.7	CY74FCT373CTSOCT	FC1373C
-40°C to 85°C	QSOP - Q	Tape and reel	5.2	CY74FCT373ATQCT	FCT373A
-40 C to 65 C	SOIC - SO	Tube	5.2	CY74FCT373ATSOC	FCT373
	3010 - 30	Tape and reel	5.2	CY74FCT373ATSOCT	FC13/3
	SOIC - SO	Tube	8	CY74FCT373TSOC	FCT373
	3010 - 30	Tape and reel	8	CY74FCT373TSOCT	FC13/3
–55°C to 125°C	CDIP – D	Tube	5.6	CY54FCT373ATDMB	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


	INPUTS		OUTPUT
OE	LE	D	0
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state,

 Q_n = Previous state of flip flops (Q_{n-1})

logic diagram (positive logic)





SCCS021B - MAY 1994 - REVISED OCTOBER 2001

absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	-0.5 V to 7 V
DC input voltage range	\dots –0.5 V to 7 V
DC output voltage range	\dots –0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{Stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY	54FCT37	3T	CY7	74FCT37	3T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

CY54FCT373T, CY74FCT373T 8-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS021B - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEOT CONDITIO	CY	54FCT37	73T	CY	74FCT37	'3T	UNIT		
PARAMETER		TEST CONDITIO	ONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII	
Voca	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V	
VIK	$V_{CC} = 4.75 \text{ V},$	I _{IN} = -18 mA						-0.7	-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3						
Voн	V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V	
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3			
Voi	$V_{CC} = 4.5 \text{ V},$	I_{OL} = 32 mA			0.3	0.55				V	
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V	
V_{hys}	All inputs				0.2			0.2		V	
lį	$V_{CC} = 5.5 \text{ V},$	VIN = VCC				5				μΑ	
'1	$V_{CC} = 5.25 \text{ V},$	VIN = VCC							5	μΛ	
ΊΗ	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μΑ	
	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 2.7 V							±1	μιτ	
IIL	$V_{CC} = 5.5 \text{ V},$	V _{IN} = 0.5 V				±1				μΑ	
'IL	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 0.5 V							±1	μΛ	
IOZH	$V_{CC} = 5.5 \text{ V},$	V _{OUT} = 2.7 V				10				μΑ	
10ZH	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V							10	μΛ	
IOZL	$V_{CC} = 5.5 \text{ V},$	V _{OUT} = 0.5 V				-10				μΑ	
'OZL	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V							-10	μι	
los‡	$V_{CC} = 5.5 \text{ V},$	$V_{OUT} = 0 V$		-60	-120	-225				mA	
105+	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0 V					-60	-120	-225	ША	
l _{off}	$V_{CC} = 0 V$,					±1			±1	μΑ	
Icc	$V_{CC} = 5.5 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mΑ	
'00			$V_{1N} \ge V_{CC} - 0.2 \text{ V}$ 0.1 0							mA	
Aloo		_N = 3.4 V§, f ₁ = 0, Οι		0.5	2				mA		
ΔICC	$V_{CC} = 5.25 V, V$	$IN = 3.4 \text{ V}$, $f_1 = 0$, C	Outputs open					0.5	2	ША	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

[§] Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

SCCS021B - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST CONDITION	CY	54FCT3	73T	CY	74FCT37	'3T	LINUT	
PARAMETER		TEST CONDITION	3	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
loop¶		tputs open, iing at 50% duty cycle, IN ≥ V _{CC} – 0.2 V		0.06	0.12				mA/	
ICCD¶		utputs open, iing at 50% duty cycle, IN ≥ V _{CC} – 0.2 V					0.06	0.12	MHz	
	V _{CC} = 5.5 V,	One bit switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	Outputs open, OE = GND, LE = VCC	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
		Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6				
lc#		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6				mA
ıC	V _{CC} = 5.25 V,	One bit switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4	
	OE = GND, LE = V _{CC}	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.3	2.6	
		at 50% duty cycle	V _{IN} = 3.4 V or GND					3.3	10.6	
C _i					6	10		6	10	pF
Co					8	12		8	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

 $\begin{array}{ll} I_C & = \mbox{Total supply current} \\ I_{CC} & = \mbox{Power-supply current with CMOS input levels} \end{array}$

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

= Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



This parameter is derived for use in total power-supply calculations.

 $^{^{\#}}$ IC = ICC + \triangle ICC \times D_H \times N_T + ICCD ($f_0/2 + f_1 \times N_1$)

CY54FCT373T, CY74FCT373T 8-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS021B - MAY 1994 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FC	T373T	CY54FCT	373AT	UNIT
		MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	6		6		ns
t _{su}	Setup time, data before LE↑	2		2		ns
th	Hold time, data after LE↑	1.5		1.5		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FC	T373T	CY74FCT	373AT	CY74FCT	373CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _W	Pulse duration, LE high	6		5		5		ns
t _{su}	Setup time, data before LE↑	2		2		2		ns
th	Hold time, data after LE↑	1.5		1.5		1.5		ns


switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FCT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	UNIT
t _{PLH}	D	0	1.5	5.6	nc
^t PHL	D	O	1.5	5.6	ns
t _{PLH}	LE	0	2	9.8	ns
^t PHL	LL	O	2	9.8	113
^t PZH	ŌĒ	0	1.5	7.5	nc
^t PZL	OE .	0	1.5	7.5	ns
^t PHZ	ŌĒ	0	1.5	6.5	ns
tPLZ	JE.	J	1.5	6.5	115

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T373T	CY74FCT	373AT	CY74FCT	373CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	ONII
t _{PLH}	D	0	1.5	8	1.5	5.2	1.5	4.7	ns
t _{PHL}	D	0	1.5	8	1.5	5.2	1.5	4.7	115
t _{PLH}	LE	0	2	13	2	8.5	2	5.5	ns
tpHL	LC		2	13	2	8.5	2	5.5	115
^t PZH	ŌĒ	0	1.5	12	1.5	6.5	1.5	5.5	ns
t _{PZL}	OE	0	1.5	12	1.5	6.5	1.5	5.5	115
^t PHZ	ŌĒ	0	1.5	7.5	1.5	5.5	1.5	5	ns
^t PLZ	OE		1.5	7.5	1.5	5.5	1.5	5	115





PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





9-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9221701MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221701MR A	Samples
5962-9221702MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221702MR A CY54FCT373ATDM B	Samples
5962-9221703M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221703M2A	Samples
CY54FCT373ATDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221702MR A CY54FCT373ATDM B	Samples
CY74FCT373ATQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT373A	Samples
CY74FCT373ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT373A	Samples
CY74FCT373ATSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT373A	Samples
CY74FCT373TSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT373	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

9-Mar-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT373ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CY74FCT373ATQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
5962-9221703M2A	FK	LCCC	20	1	506.98	12.06	2030	NA	
CY74FCT373ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6	
CY74FCT373TSOC	DW	SOIC	20	25	507	12.83	5080	6.6	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated