













LMH0302

ZHCSAK2H - APRIL 2007 - REVISED JUNE 2016

LMH0302 3Gbps HD/SD SDI 电缆驱动器

1 特性

- 支持 ST 424 (3G)、292 (HD) 和 259 (SD)
- 数据速率高达 2.97Gbps
- 支持 DVB-ASI (270Mbps 时)
- 100Ω 差分输入
- 75Ω 单端输出
- 可选转换率
- 输出驱动器掉电控制
- 3.3V 单电源运行
- 工业温度范围: -40°C 至 85°C
- 典型功耗: 125mW(SD模式), 165mW(HD模式)
- 16 引脚超薄型四方扁平无引线 (WQFN) 封装
- 封装与 LMH0002SQ 兼容
- 替代 Gennum GS2978

2 应用

- ST 424、ST 292、ST 344 和 ST 259 串行数字接口
- 数字视频路由器和交换机
- 分布式放大器

3 说明

LMH0302 3Gbps HD/SD SDI 电缆驱动器设计用于 ST 424、ST 292、ST 344 和 ST 259 串行数字视频 应用。LMH0302 以高达 2.97Gbps 的数据速率驱动75Ω 传输线路(Belden 1694A、Belden 8281 或等效电缆)。


LMH0302 提供有两种可选转换率,以符合 ST 259 和 ST 424/292。输出驱动器可通过输出驱动器使能引脚实现掉电。

LMH0302 由 3.3V 单电源供电运行。SD 模式下的典型 功耗为 125mW; HD 模式下的典型功耗为 165mW。LMH0302 采用 16 引脚 WQFN 封装。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LMH0302	WQFN (16)	4.00mm x 4.00mm

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。



Copyright © 2016, Texas Instruments Incorporated



		目录		
1 2 3 4 5 6	特性	10	10.1 Layout Guidelines	
•	7.1 Overview	12	机械、封装和可订购信息	


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision G (April 2013) to Revision HPage• 已添加 ESD 额定值表,特性 描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分1Changes from Revision F (April 2013) to Revision GPage• 已更改 国家数据表的版面布局至 TI 格式1



5 Pin Configuration and Functions



Pin Functions

PIN	N	40	
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
ENABLE	6	I	Output driver enable. When low, the SDO/SDO output driver is powered off. ENABLE has an internal pullup. H = Normal operation. L = Output driver powered off.
EP	_	G	EP is the exposed pad at the bottom of the WQFN package. The exposed pad must be connected to the ground plane through a via array. See Figure 6 for details.
NC	5, 7, 8, 13, 14, 15, 16	I	No connect. Not bonded internally.
R _{REF}	4	1	Output driver level control. Connect a resistor to V _{CC} to set output voltage swing.
SD/HD	10	I	Output slew rate control. Output rise/fall time complies with ST 424 or 292 when low and ST 259 when high.
SDI	1	I	Serial data true input.
SDI	2	1	Serial data complement input.
SDO	12	0	Serial data true output.
SDO	11	0	Serial data complement output.
V _{CC}	9	Р	Positive power supply (3.3 V).
V _{EE}	3	G	Negative power supply (ground).

⁽¹⁾ G = Ground, I = Input, O = Output, and P = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage	-0.5	3.6	V
Input voltage (all inputs)	-0.3	$V_{CC} + 0.3$	V
Output current		28	mA
Lead temperature, soldering (4 s)		260	°C
Junction temperature, T _J		125	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		V
		Machine model (MM)	±250	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage (V _{CC} – V _{EE})	3.13	3.3	3.46	V
Operating junction temperature			100	°C
Operating free air temperature, T _A	-40	25	85	°C

6.4 Thermal Information

		LMH0302	
	THERMAL METRIC ⁽¹⁾	RUM (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	25.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	14.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics - DC

Over supply voltage and operating free-air temperature range (unless otherwise noted) (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V_{CMIN}	Input common mode voltage	SDI, SDI	1.1 + V _{SDI} /2	$V_{CC} - V_{SDI}/2$	V
V_{SDI}	Input voltage swing	Differential, SDI, SDI	100	2200	mV_{P-P}

⁽¹⁾ Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to V_{EE} = 0 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Typical values are stated for $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.



Electrical Characteristics – DC (continued)

Over supply voltage and operating free-air temperature range (unless otherwise noted) (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CMOUT}	Output common mode voltage	SDO, SDO		$V_{CC} - V_{SDO}$		V
V_{SDO}	Output voltage swing	Single-ended, 75- Ω load, R _{REF} = 750 Ω 1%	720	800	880	mV_{P-P}
V_{IH}	Input voltage high level	SD/HD, ENABLE	2			V
V_{IL}	Input voltage low level	SD/HD, ENABLE			0.8	V
		$SD/\overline{HD} = 0$, SDO/\overline{SDO} enabled		50	59	
	Cupply gurrant	$SD/\overline{HD} = 0$, SDO/\overline{SDO} disabled		26	33	m A
ICC	Supply current	$SD/\overline{HD} = 1$, SDO/\overline{SDO} enabled		38	48	mA
		SD/HD = 1, SDO/SDO disabled		15	22	


6.6 Electrical Characteristics – AC

Over supply voltage and operating free-air temperature range (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR _{SDI}	Input data rate	SDI, SDI			2970	Mbps
		2.97 Gbps, SDO, SDO		20		
T _{jit}	Additive jitter	1.485 Gbps, SDO, SDO		18		ps _{P-P}
		270 Mbps, SDO, SDO		15		
	Output size time to fall time	SD/HD = 0, 20% – 80%, SDO, SDO		90	130	
t _r ,t _f	Output rise time, fall time	SD/HD = 1, 20% – 80%, SDO, SDO	400		800	ps
	Missestele in visa time fall time	$SD/\overline{HD} = 0$, SDO , \overline{SDO}			30	ps
T _{MATCH}	Mismatch in rise time, fall time	SD/HD = 1, SDO, SDO			50	
		$SD/\overline{HD} = 0$, 2.97 Gbps, SDO, $\overline{SDO}^{(2)}$			27	
T_{DCD}	Duty cycle distortion	$SD/\overline{HD} = 0$, 1.485 Gbps, SDO, $\overline{SDO}^{(2)}$			30	ps
		$SD/\overline{HD} = 1$, SDO , $\overline{SDO}^{(2)}$			100	
Ŧ	Outside a search and	$SD/\overline{HD} = 0$, SDO , $\overline{SDO}^{(2)}$			10%	
T _{OS}	Output overshoot	$SD/\overline{HD} = 1$, SDO , $\overline{SDO}^{(2)}$			8%	
D.	Output natural land	5 MHz to 1.5 GHz, SDO, SDO (3)	15			4D
RL _{SDO}	Output return loss	1.5 GHz to 3.0 GHz, SDO, SDO (3)	10			dB

6.7 Typical Characteristics

Typical device characteristics at $T_A = 25$ °C and $V_{CC} = 3.3$ V (unless otherwise noted)



Typical values are stated for $V_{CC}=3.3~V$ and $T_A=25^{\circ}C$. Specification is ensured by characterization. Output return loss is dependent on board design. The LMH0302 meets this specification on the SD302 evaluation board.

7 Detailed Description


7.1 Overview

The LMH0302 ST 424, ST292, ST259 serial digital cable driver is a monolithic, high-speed cable driver designed for use in serial digital video data transmission applications. The LMH0302 drives 75- Ω transmission lines (Belden 8281, 1694A, Canare L-5CFB, or equivalent) at data rates up to 2.97 Gbps.

The LMH0302 provides two selectable slew rates for ST 259 and ST 292/424 compliance. The output voltage swing is adjustable through a single external resistor (R_{RFF}).

The LMH0302 is powered from a single 3.3-V supply. Power consumption is typically 125 mW in SD mode and 165 mW in HD mode. The LMH0302 is available in a 16-pin WQFN package.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

The LMH0302 data path consists of several key blocks:

- · Input interfacing
- · Output interfacing
- · Output slew rate control
- Output enable

7.3.1 Input Interfacing

The LMH0302 accepts either differential or single-ended input. The inputs are self-biased, allowing for simple AC or DC coupling. DC-coupled inputs must be kept within the specified common-mode range.

7.3.2 Output Interfacing

The LMH0302 uses current mode outputs. Single-ended output levels are 800 mV_{P-P} into 75- Ω AC-coupled coaxial cable with an R_{REF} resistor of 750 Ω . The R_{REF} resistor is connected between the R_{REF} pin and V_{CC}.



Feature Description (continued)

The R_{REF} resistor must be placed as close as possible to the R_{REF} pin. In addition, the copper in the plane layers below the R_{REF} network must be removed to minimize parasitic capacitance.

7.3.3 Output Slew Rate Control

The LMH0302 output rise and fall times are selectable for either ST 259, ST 424, or 292 compliance through the SD/HD pin. For slower rise and fall times, or ST 259 compliance, SD/HD is set high. For faster rise and fall times, ST 424 and ST 292 compliance, SD/HD is set low.

7.3.4 Output Enable

The SDO/SDO output driver are enabled or disabled with the ENABLE pin. When set low, the output driver is powered off. ENABLE has an internal pullup.

7.4 Device Functional Modes

The LMH0302 features are programmed using pin mode only.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information


The LMH0302 is a single-channel SDI cable driver that supports different application spaces. The following sections describe the typical use cases and common implementation practices.

8.1.1 General Guidance for All Applications

The SMPTE specifications define the use of AC-coupling capacitors for transporting uncompressed serial data streams with heavy low-frequency content. This specification requires the use of a 4.7- μ F AC-coupling capacitor to avoid low frequency DC wander. The 75- Ω signal is also required to meet certain rise and fall timing to facilitate highest eye opening for the receiving device.

SMPTE specifies the requirements for the Serial Digital Interface to transport digital video at SD, HD, 3 Gbps, and higher data rates over coaxial cables. One of the requirements is meeting the required return loss. This requirement specifies how closely the port resembles $75-\Omega$ impedance across a specified frequency band. Output return loss is dependent on board design. The LMH0302 supports these requirements.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 3. Application Circuit



Typical Application (continued)

8.2.1 Design Requirements

For the LMH0302 design example, Table 1 lists the design parameters.

Table 1. LMH0302 Design Parameters


PARAMETER	REQUIREMENT
Input termination	Required; 49.9 Ω are recommended (see <i>Figure 3</i>).
Output AC-coupling capacitors	Required; both SDO and \overline{SDO} require AC-coupling capacitors. SDO AC-coupling capacitors are expected to be 4.7 μF to comply with SMPTE wander requirement.
DC power supply coupling capacitors	To minimize power supply noise, place 0.1- μF capacitor as close to the device V_{CC} pin as possible.
Distance from device to BNC	Keep this distance as short as possible.
High speed SDI and SDI trace impedance	Design differential trace impedance of SDI and $\overline{\text{SDI}}$ with 100 Ω .
High speed SDO and SDO trace impedance	Single-ended trace impedance for SDO and $\overline{\text{SDO}}$ with 75 Ω .


8.2.2 Detailed Design Procedure

The following design procedure is recommended:

- 1. Select a suitable power supply voltage for the LMH0302. It can be powered from a single 3.3-V supply.
- 2. Check that the power supply meets the DC requirements in *Electrical Characteristics DC*.
- 3. Select the proper pull-high or pull-low for SD/HD to set the slew rate.
- 4. Select proper pull-high or pull-low for ENABLE to enable or disable the output driver.
- 5. Choose a high-quality 75- Ω BNC that is capable to support 2.97-Gbps applications. Consult a BNC supplier regarding insertion loss, impedance specifications, and recommended BNC footprint for meeting SMPTE return loss requirements.
- 6. Choose small 0402 surface-mount ceramic capacitors for the AC-coupling and bypass capacitors.
- 7. Use proper footprint for BNC and AC-coupling capacitors. Anti-pads are commonly used in power and ground planes under these landing pads to achieve optimum return loss.

8.2.3 Application Curves







9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- The power supply must be designed to provide the recommended operating conditions (see Recommended Operating Conditions).
- 2. The maximum current draw for the LMH0302 is provided in *Electrical Characteristics DC*. This figure can be used to calculate the maximum current the supply must provide.
- 3. The LMH0302 does not require any special power supply filtering, provided the recommended operating conditions are met. Only standard supply coupling is required.

10 Layout

10.1 Layout Guidelines

TI recommends the following layout guidelines for the LMH0302:

- 1. The R_{REF} 1% tolerance resistor must be placed as close as possible to the R_{REF} pin. In addition, the copper in the plane layers below the R_{REF} network must be removed to minimize parasitic capacitance.
- 2. Choose a suitable board stackup that supports $75-\Omega$ single-ended trace and $100-\Omega$ differential trace routing on the top layer of the board. This is typically done with a Layer 2 ground plane reference for the $100-\Omega$ differential traces and a second ground plane at Layer 3 reference for the $75-\Omega$ single-ended traces.
- 3. Use single-ended uncoupled trace designed with 75- Ω impedance for signal routing to SDO and $\overline{\text{SDO}}$. The trace width is typically 8-10 mil reference to a ground plane at Layer 3.
- 4. Use coupled differential traces with 100-Ω impedance for signal routing to SDI and SDI. They are usually 5-mil to 8-mil trace width reference to a ground plane at Layer 2.
- 5. Place anti-pad (ground relief) on the power and ground planes directly under the 4.7-µF AC-coupling capacitor, return loss network, and IC landing pads to minimize parasitic capacitance. The size of the anti-pad depends on the board stackup and can be determined by a 3-dimension electromagnetic simulation tool.
- 6. Use a well-designed BNC footprint to ensure the BNC's signal landing pad achieves 75- Ω characteristic impedance. BNC suppliers usually provide recommendations on BNC footprint for best results.
- 7. Keep trace length short between the BNC and SDO. The trace routing for SDO and SDO must be symmetrical, approximately equal lengths, and equal loading.
- 8. The exposed pad EP of the package must be connected to the ground plane through an array of vias. These vias are solder-masked to avoid solder flow into the plated-through holes during the board manufacturing process.
- 9. Connect each supply pin (V_{CC} and V_{EE}) to the power or ground planes with a short via. The via is usually placed tangent to the landing pads of the supply pins with the shortest trace possible.
- 10. Power-supply bypass capacitors must be placed close to the supply pins.



10.2 Layout Example

Figure 6 shows an example of proper layout requirements for the LMH0302.




Figure 6. LMH0302 High-Speed Traces Layout Example



11 器件和文档支持

11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMH0302SQ/NOPB	ACTIVE	WQFN	RUM	16	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L0302	Samples
LMH0302SQE/NOPB	ACTIVE	WQFN	RUM	16	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L0302	Samples
LMH0302SQX/NOPB	ACTIVE	WQFN	RUM	16	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L0302	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 6-Nov-2021

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH0302SQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0302SQE/NOPB	WQFN	RUM	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0302SQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

www.ti.com 6-Nov-2021




*All dimensions are nominal

7 III dilitotololo di o Horiinidi								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
LMH0302SQ/NOPB	WQFN	RUM	16	1000	208.0	191.0	35.0	
LMH0302SQE/NOPB	WQFN	RUM	16	250	208.0	191.0	35.0	
LMH0302SQX/NOPB	WQFN	RUM	16	4500	853.0	449.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司