

TPL7407LA 30V 7 通道低侧驱动器

1 特性

- 600mA 额定漏极电流（每通道）
- 改进了 7 通道达林顿晶体管阵列的 CMOS 引脚对引脚（例如：ULN2003A）
- 功耗（极低 V_{OL} ）
 - 电流为 100mA 时， V_{OL} 低于达林顿晶体管阵列的四分之一
- 输出泄露极低，每通道小于 10nA
- 扩展工作环境温度范围：
 $T_A = -40^\circ\text{C}$ 至 $+125^\circ\text{C}$
- 高压输出 30V
- 与 1.8V 和 5V 微控制器和逻辑接口兼容
- 用于提供电感反冲保护的内部自振荡二极管
- 可借助输入下拉电阻器实现三态输入驱动器
- 用来消除嘈杂环境中的杂散运行的输入 RC 缓冲器
- 电感负载驱动器 应用
- ESD 保护性能超出 JESD 22 标准
 - 2kV HBM, 500V CDM
- 采用 16 引脚 SOIC 和 TSSOP 封装

2 应用

- 电感负载
 - 继电器
 - 单极步进和有刷直流电机
 - 螺线管 & 阀门
- 发光二极管 (LED)
- 逻辑电平移位
- 栅极 & 绝缘栅双极型晶体管 (IGBT) 驱动

3 说明

TPL7407LA 是一款高压大电流 NMOS 晶体管阵列。这个器件包含 7 个具有高压输出的 NMOS 晶体管，这些晶体管具有针对开关电感负载的共阴极钳位二极管。单个 NMOS 通道的最大漏极电流额定值为 600mA。器件添加了新的调节和驱动电路，可在全部 GPIO 范围（1.8V 至 5V）提供最大驱动能力。这些晶体管还可以通过采用并联方式来提供更高的电流。


与双极达林顿实现相比，TPL7407LA 的主要优势在于其具有改进的效率和更低的泄漏。借助于较低的 V_{OL} ，功率耗散比传统继电器驱动器减少一半，每通道的电流低于 250mA。

器件信息⁽¹⁾

器件型号	封装（引脚）	封装尺寸（标称值）
TPL7407LAPW	TSSOP (16)	5.00mm x 4.40mm
TPL7407LAD	SOIC (16)	9.90mm x 3.91mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化应用原理图



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

目录

1	特性	1	7.4	Device Functional Modes	7
2	应用	1	8	Application and Implementation	9
3	说明	1	8.1	Application Information	9
4	修订历史记录	2	8.2	Typical Application	11
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	14
6	Specifications	4	10	Layout	14
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	14
6.2	ESD Ratings	4	10.2	Layout Example	14
6.3	Recommended Operating Conditions	4	10.3	Thermal Considerations	15
6.4	Thermal Information	4	11	器件和文档支持	16
6.5	Electrical Characteristics	5	11.1	接收文档更新通知	16
6.6	Switching Characteristics	5	11.2	社区资源	16
6.7	Typical Characteristics	6	11.3	商标	16
7	Detailed Description	7	11.4	静电放电警告	16
7.1	Overview	7	11.5	术语表	16
7.2	Functional Block Diagram	7	12	机械、封装和可订购信息	16
7.3	Feature Description	7			


4 修订历史记录

Changes from Original (May 2017) to Revision A

Page

• 已添加 在器件信息 表、引脚配置和功能 部分和热性能信息 表中添加了 D 封装	1
---	---

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
COM	9	—	Supply pin that must be tied to 6.5 V or higher for proper operation (see the Power Supply Recommendations section for more information)
GND	8	—	Ground pin
IN(X)	1	I	GPIO inputs that drives the outputs "low" (or sink current) when driven "high"
	2		
	3		
	4		
	5		
	6		
	7		
OUT(X)	10	O	Driver output that sinks currents after input is driven "high"
	11		
	12		
	13		
	14		
	15		
	16		

6 Specifications

6.1 Absolute Maximum Ratings

at 25°C free-air temperature (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{OUT}	Pins OUT1-OUT7 to GND voltage	-0.3	32	V
V_{OK}	Output clamp diode reverse voltage ⁽²⁾	-0.3	32	V
V_{COM}	COM pin voltage ⁽²⁾	-0.3	32	V
V_{IN}	Pins IN1-IN7 to GND voltage ⁽²⁾	-0.3	30	V
I_{DS}	Continuous drain current per channel ^{(3) (4)}		600	mA
I_{OK}	Output clamp current		500	mA
I_{GND}	Total continuous GND-pin current		-2	A
T_J	Operating virtual junction temperature	-40	150	°C
T_{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND/substrate pin, unless otherwise noted.

(3) Maximum power dissipation is a function of T_J (max), θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

Over operating temperature range

		MIN	MAX	UNIT
V_{OUT}	OUT1 – OUT7 pin voltage for recommended operation	0	30	V
V_{COM}	COM pin voltage range for full output drive	6.5	30	V
V_{IL}	IN1- IN7 input low voltage ("Off" high impedance output)		0.9	V
V_{IH}	IN1- IN7 input high voltage ("Full Drive" low impedance output)	1.5		V
T_A	Operating free-air temperature	-40	125	°C
I_{DS}	Continuous drain current	0	500	mA

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPL7407LA		UNIT
	TSSOP (PW)	SOIC (D)	
	16 PINS	16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	113.1	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	46.5	°C/W
θ_{JB}	Junction-to-board thermal resistance	58.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	58	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$; Typical Values at $T_A = 25^\circ\text{C}$ ⁽¹⁾

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OL} (V_{DS}) OUT1- OUT7 low-level output voltage	$V_{IN} \geq 1.5 \text{ V}$	$I_D = 100 \text{ mA}$	210	450	mV	
		$I_D = 200 \text{ mA}$	430	900		
V_{IL}	IN1- IN7 low-level input voltage		$I_D = 5 \mu\text{A}$		0.9	V
V_{IH}	IN1- IN7 high-level input voltage		$I_D = 100 \text{ mA}$		1.5	V
$I_{OUT(OFF)}$ (I_{DS_OFF})	OUT1- OUT7 OFF-state leakage current		$V_{OUT} = 24\text{V}$, $V_{IN} \leq 0.9\text{V}$		10	500
V_F	Clamp forward voltage		$I_F = 200 \text{ mA}$		1.4	V
$I_{IN(off)}$	IN1- IN7 Off-state input current		$V_{INX} = 0 \text{ V}$		500	nA
$I_{IN(ON)}$	IN1- IN7 ON state input current		$V_{INX} = 1.5 \text{ V} - 5 \text{ V}$		10	μA
I_{COM}	Static current flowing through COM pin		$V_{COM} = 6.5 \text{ V} - 30 \text{ V}$		17	30
						μA







(1) During production testing, device is tested under short duration, therefore $T_A = T_J$.

6.6 Switching Characteristics

Typical Values at $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output $V_{INX} \geq 1.65 \text{ V}$, $V_{pull-up} = 24 \text{ V}$, $R_{pull-up} = 48 \Omega$	350			ns
t_{PHL}	Propagation delay time, high- to low-level output $V_{INX} \geq 1.65 \text{ V}$, $V_{pull-up} = 24 \text{ V}$, $R_{pull-up} = 48 \Omega$	350			ns
C_i	Input capacitance $V_I = 0$, $f = 100 \text{ kHz}$	5			pF

6.7 Typical Characteristics


图 1. V_{OL} (V_{DS})

图 2. Flyback Diode Forward Voltage at 25°C

图 3. PW Package Maximum Collector Current vs Duty Cycle at 25°C

图 4. PW Package Maximum Collector Current vs Duty Cycle at 70°C

图 5. D Package Maximum Collector Current vs Duty Cycle at 25°C

图 6. D Package Maximum Collector Current vs Duty Cycle at 70°C

7 Detailed Description

7.1 Overview


This device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 7 low side NMOS transistors that are capable of sinking up to 600 mA and wide GPIO range capability.

The TPL7407LA comprises seven high voltage, high current NMOS transistors tied to a common ground driven by internal level shifting and gate drive circuitry. The TPL7407LA offers solutions to many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

The TPL7407LA also enables pin to pin replacement with legacy 7 channel darlington pair implementations.

This device can operate over a wide temperature range (-40°C to $+125^{\circ}\text{C}$).

7.2 Functional Block Diagram



7.3 Feature Description

Each channel of the TPL7407LA consists of high power low side NMOS transistors driven by level shifting and gate driving circuitry. The gate drivers allow for high output current drive with a very low input voltage, meaning full operation with low GPIO voltages.

In order to enable floating inputs a $1\text{-M}\Omega$ pull-down resistor exists on each channel. Another $50\text{-k}\Omega$ resistor exists between the input and gate driving circuitry. This exists to limit the input current whenever there is an over voltage and the internal Zener clamps. It also interacts with the inherent capacitance of the gate driving circuitry to behave as an RC snubber to help prevent spurious switching in noisy environment.

In order to power the gate driving circuitry an LDO exists. See the [Power Supply Recommendations](#) section for further detail on this circuitry.

The diodes connected between the output and COM pin is used to suppress kick-back voltage from an inductive load that is excited when the NMOS drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply.

7.4 Device Functional Modes

7.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, the TPL7407LA is able to drive inductive loads and suppress the kick-back voltage via the internal free wheeling diodes.

7.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for the TPL7407LA to sink current and for there to be a logic high level. The COM pin must be supplied $\geq 6.5\text{ V}$ for full functionality.

Device Functional Modes (接下页)

7.4.3 ON State Input Current

The current into the IN_x pins is defined in the electrical characteristics table for input voltages from 1.5 V to 5 V. At higher voltages, this leakage increases, and the input current can be estimated using the approximate clamp voltage for the OVP diode, 6.4 V. [公式 1](#) shows how to approximate input current for input voltages greater than 6.4 V:

$$I_{IN(ON)} = V_{IN} / 1M\Omega + (V_{IN} - 6.4V) / 50k\Omega$$

where

- V_{IN} is the input voltage
- 1 M Ω is the input pull-down resistance
- 50 k Ω is the input series resistance
- 6.8 V is the approximate clamp voltage for the OVP diode

(1)

8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPL7407LA is typically used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of the TPL7407LA, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in [图 9](#).

8.1.1 Unipolar Stepper Motor Driver



Copyright © 2017, Texas Instruments Incorporated


图 7. Stepper Motor Driver Schematic

[图 7](#) shows an implementation of the TPL7407LA for driving a unipolar stepper motor. The unconnected input channels can be used for other functions. When an input pin is left open the internal 1-MΩ pull down resistor pulls the respective input pin to GND potential. For higher noise immunity use an external short across an unconnected input and GND pins. The COM pin must be tied to the supply of whichever inductive load is being driven for the driver to be protected by the free-wheeling diode.

For more information on this application, see the [Stepper Motor Driving With Peripheral Drivers \(Driver ICs\)](#) application report.

Application Information (接下页)

8.1.2 Multi-Purpose Sink Driver




Copyright © 2017, Texas Instruments Incorporated

图 8. Multi-Purpose Sink Driver Schematic

When configured as per [图 8](#), the TPL7407LA may be used as a multi-purpose driver. The output channels may be tied together to sink more current. The TPL7407LA can easily drive motors, relays & LEDs with little power dissipation. COM must be tied to highest load voltage, which may or may not be same as inductive load supply.

8.2 Typical Application

A common application for the TPL7407LA is driving inductive loads such as relays, solenoids, and unipolar stepper motors.



Copyright © 2017, Texas Instruments Incorporated

图 9. Inductive Load Driver Schematic

Typical Application (接下页)

8.2.1 Design Requirements

For this design example, use the parameters listed in [表 1](#) as the input parameters.

表 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
GPIO Voltage	1.8 V, 3.3 V or 5 V
Coil supply voltage	6.5 V to 30 V
Number of channels	7
Output current (R_{COIL})	20 mA to 300 mA per channel
C_{COM}	0.1 μ F
Duty cycle	100%

8.2.2 Detailed Design Procedure

When using the TPL7407LA in a coil driving application, determine the following:

- Input Voltage Range
- Temperature Range
- Output & Drive Current
- Power Dissipation

8.2.2.1 TTL and other Logic Inputs

The TPL7407LA input interface is specified for standard 1.8 V through 5 V CMOS logic interface and can tolerate up to 30 V. At any input voltage the output drivers is going to be driven at its maximum when V_{COM} is greater than or equal to 6.5 V.

8.2.2.2 Input RC Snubber

The TPL7407LA features an input RC snubber that helps prevent spurious switching in noisy environments. Connect an external 1 k Ω to 5 k Ω resistor in series with the input to further enhance the TPL7407LA's noise tolerance.

8.2.2.3 High-Impedance Input Drivers

The TPL7407LA features a 1-M Ω input pull-down resistor. The presence of this resistor allows the input drivers to be tri-stated. When a high-impedance driver is connected to a channel input the TPL7407LA detects the channel input as a low level input and remains in the OFF position. The input RC snubber helps improve noise tolerance when input drivers are in the high-impedance state.

8.2.2.4 Drive Current

The coil current is determined by the coil voltage (V_{SUP}), coil resistance & output low voltage (V_{OL}) as shown in [公式 2](#).


$$I_{COIL} = (V_{SUP} - V_{OL})/R_{COIL} \quad (2)$$

8.2.2.5 Output Low Voltage

The output low voltage (V_{OL}) is drain to source (V_{DS}) voltage of the output NMOS transistors when the input is driven high and it is sinking current and can be determined by the [Specifications](#) section or [图 1](#).

8.2.3 Application Curve

图 10 was generated with TPL7407LA driving an OMRON G5NB relay -- $V_{in} = 5$ V; $V_{sup} = 12$ V & $R_{COIL} = 2.8$ k Ω



9 Power Supply Recommendations

The COM pin is the power supply pin of this device to power the gate drive circuitry. While a bypass capacitor on this pin is recommended for sensitive power supplies, it is not required for proper operation of the device. The COM pin supply ensures full drive potential with any GPIO above 1.5 V. The gate drive circuitry is based on low voltage CMOS transistors that can only handle a max gate voltage of 7 V. An integrated LDO reduces the COM voltage of 6.5 V to 30 V to a regulated voltage of 5.3 V. Though 6.5 V minimum is recommended for Vcom, the part still functions with a reduced COM voltage that has a reduced gate drive voltage and a resulting higher R_{dson} .

10 Layout


10.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive the TPL7407LA. Care must be taken to separate the input channels as much as possible, so as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common ground, it is best to size that trace width to be very wide. Some applications require up to 2 A.

Since the COM pin only draws up to 30 μ A, thick traces are not necessary.

10.2 Layout Example



Copyright © 2017, Texas Instruments Incorporated

图 11. Package Layout

10.3 Thermal Considerations

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by [图 3](#) or [图 4](#).

For a more accurate determination of number of coils possible, use [公式 3](#) to calculate TPL7407LA on-chip power dissipation P_D :

$$P_D = \sum_{i=1}^N V_{OLi} \times I_{Li}$$

where

- N is the number of channels active together
- V_{OLi} is the OUT_i pin voltage for the load current I_{Li} . This is the same as $V_{CE(SAT)}$

(3)

In order to guarantee reliability of TPL7407LA and the system, the on-chip power dissipation must be lower than or equal to the maximum allowable power dissipation ($P_{D(MAX)}$) dictated by below equation [公式 4](#).

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_A)}{\theta_{JA}}$$

where

- $T_{J(MAX)}$ is the target maximum junction temperature
- T_A is the operating ambient temperature
- θ_{JA} is the package junction to ambient thermal resistance

(4)

It is recommended to limit the TPL7407LA IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.

10.3.1 Improving Package Thermal Performance

θ_{JA} value depends on the PC board layout. An external heat sink and/or a cooling mechanism, like a cold air fan, can help reduce θ_{JA} and thus improve device thermal capabilities. Refer to TI's design support web page at www.ti.com/thermal for a general guidance on improving device thermal performance.

11 器件和文档支持

11.1 接收文档更新通知

要接收文档更新通知, 请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查看任何已修订文档中包含的修订历史记录。

11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点; 请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中, 您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

11.5 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPL7407LADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TPL7407LAD	Samples
TPL7407LAPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TPL747LA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL7407LADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
TPL7407LAPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL7407LADR	SOIC	D	16	2500	364.0	364.0	27.0
TPL7407LAPWR	TSSOP	PW	16	2000	364.0	364.0	27.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.




C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)Stencil Openings
(Note D)Example
Non Soldermask Defined PadExample
Pad Geometry
(See Note C)Example
Solder Mask Opening
(See Note E)

4211283-4/E 08/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司