











CDCE949, CDCEL949

SCAS844F - AUGUST 2007 - REVISED OCTOBER 2016

CDCE(L)913: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction

Features

- Member of Programmable Clock Generator
 - CDCEx913: 1 PLLs, 3 Outputs
 - CDCEx925: 2 PLLs, 5 Outputs
 - CDCEx937: 3 PLLs, 7 Outputs
 - CDCEx949: 4 PLLs, 9 Outputs
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Settings
- Flexible Input Clocking Concept
 - External Crystal: 8 to 32 MHz
 - On-Chip VCXO: Pull-Range ±150 ppm
 - Single-Ended LVCMOS Up to 160 MHz
- Free Selectable Output Frequency Up to 230 MHz
- Low-Noise PLL Core
 - PLL Loop Filter Components Integrated
 - Low Period Jitter (Typical 60 ps)
- Separate Output Supply Pins
 - CDCE949: 3.3 V and 2.5 V
 - CDCEL949: 1.8 V
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable or Power Down
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
 - Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
- 1.8-V Device Core Supply
- Wide Temperature Range: -40°C to 85°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)

2 Applications

D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

3 Description

The CDCE949 and CDCEL949 are modular PLLbased low cost, high-performance, programmable clock synthesizers, multipliers and dividers. They generate up to 9 output clocks from a single input frequency. Each output can be programmed insystem for any clock frequency up to 230 MHz, using up to four independent configurable PLLs.

The CDCEx949 has separate output supply pins, V_{DDOUT}, 1.8 V for the CDCEL949, and 2.5 V to 3.3 V for CDCE949.


The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable, allowing synchronization of the output frequency to an external control signal, that is, a PWM signal.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCE949 CDCEL949	TSSOP (24)	7.80 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic





1	Гэ	h	ما	Λf	C_{Δ}	nte	nte
ı	ıa	IJ	ıe	OI.	CU	HE	1112

1 2	Features Applications		9.4 Device Functional Modes	
3	Description		9.6 Register Maps	
-	Revision History	4.0	Application and Implementation	
4	<u>•</u>		10.1 Application Information	
5	Description (continued)		10.2 Typical Application	
6	Pin Configuration and Functions	11	Power Supply Recommendations	
7	Specifications	5	Layout	
	7.1 Absolute Maximum Ratings	5	12.1 Layout Guidelines	
	7.2 ESD Ratings		•	
	7.3 Recommended Operating Conditions	40	12.2 Layout Example	
	7.4 Thermal Information	6 13	Device and Documentation Support	
	7.5 Electrical Characteristics	7	13.1 Device Support	
	7.6 EEPROM Specification	8	13.2 Related Documentation	
	7.7 Timing Requirements: CLK_IN	9	13.3 Related Links	
	7.8 Timing Requirements: SDA/SCL	9	13.4 Receiving Notification of Documentation Update	
	7.9 Typical Characteristics 1	10	13.5 Community Resources	
8	Parameter Measurement Information 1	11	13.6 Trademarks	
9	Detailed Description 1	12	13.7 Electrostatic Discharge Caution	
•	9.1 Overview		13.8 Glossary	34
	9.2 Functional Block Diagram	1/	Mechanical, Packaging, and Orderable	
	9.3 Feature Description		Information	. 34
	Revision History E: Page numbers for previous revisions may differ from		ers in the current version.	
		. 0		
han	ges from Revision E (August 2016) to Revision F		Р	age
3.	nanged data sheet title from: CDCEx949 Programma 3-V LVCMOS Outputs to: CDCE(L)913: Flexible Low eduction	Power LVCN	IOS Clock Generator With SSC Support for EMI	1

Changes from Revision D (March 2010) to Revision E

Page

Changes from Revision C (October 2009) to Revision D

Page

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated



Changes from Revision B (September 2009) to Revision C	Page
Deleted sentence - A different default setting can be programmed on customer request. Contact Texas Instruments sales or marketing representative for more information.	
Changes from Revision A (December 2007) to Revision B	Page
Added Note 3: SDA and SCL can go up to 3.6 V as stated in the Recommended Operating Conditions table	6
Changes from Original (August 2007) to Revision A	Page
Changed the THERMAL RESISTANCE FOR TSSOP table	6
Changed Generic Configuration Register table RID From: 0h To: Xb	19
Added note to the PWDN description, Generic Configuration Register table	19



5 Description (continued)

The deep M/N divider ratio allows the generation of zero-ppm audio or video, networking (WLAN, BlueTooth™, Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency, such as 27 MHz.

All PLLs support SSC (Spread-Spectrum Clocking). SSC can be Center-Spread or Down-Spread clocking. This is a common technique to reduce electro-magnetic interference (EMI).


Based on the PLL frequency and the divider settings, the internal loop-filter components are automatically adjusted to achieve high stability, and to optimize the jitter-transfer characteristics of each PLL.

The device supports non-volatile EEPROM programming for easy customization of the device to the application. It is preset to a factory-default configuration. It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA and SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection, changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for the output-disable function.

The CDCEx949 operates in a 1.8-V environment. It operates within a temperature range of -40°C to 85°C.

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
GND	5, 9, 14, 20	G	Ground
SCL/S2	22	I	SCL: Serial clock input (default configuration), LVCMOS; internal pullup 500 k Ω ; or S2: User-programmable control input; LVCMOS inputs; internal pullup 500 k Ω

(1) G = Ground, I = Input, O = Output, P = Power



Pin Functions (continued)

PIN		TYPE ⁽¹⁾	25020550		
NAME	NO.	IYPE\"	DESCRIPTION		
SDA/S1	23	I/O	SDA: Bidirectional serial data input/output (default configuration), LVCMOS; internal pullup 500 kΩ; or S1: User-programmable control input; LVCMOS inputs; internal pullup 500 kΩ		
S0	2	I	User-programmable control input S0; LVCMOS inputs; internal pullup 500 k Ω		
V_{Ctrl}	4	I	VCXO control voltage (leave open or pull up when not used)		
V_{DD}	3, 13	Р	1.8-V power supply for the device		
V _{DDOUT}	6, 10, 17	Р	CDCEL949: 1.8-V supply for all outputs		
		P	CDCE949: 3.3-V or 2.5-V supply for all outputs		
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock input (selectable through SDA/SCL bus)		
Xout	24	0	Crystal oscillator output (leave open or pull up when not used)		
Y1	21				
Y2	19				
Y3	18				
Y4	7				
Y5	8	0	LVCMOS output		
Y6	16				
Y7	15				
Y8	11				
Y9	12				

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{DD}	Supply voltage	-0.5	2.5	V
VI	Input voltage ^{(2) (3)}	-0.5	V _{DD} + 0.5	V
Vo	Output voltage ⁽²⁾	-0.5	$V_{DDOUT} + 0.5$	V
I	Input current $(V_1 < 0, V_1 > V_{DD})$		20	mA
Io	Continuous output current		50	mA
T_J	Junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Flectrostatic discharge	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Product Folder Links: CDCE949 CDCEL949

⁽²⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp—current ratings are observed.

⁽³⁾ SDA and SCL can go up to 3.6 V as stated in the Recommended Operating Conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{DD}	Device supply voltage		1.7	1.8	1.9	V
V	Outrot Vivanania valtana	CDCE949	2.3		3.6	V
$V_{DD(OUT)}$	Output Yx supply voltage	CDCEL949	1.7		1.9	V
V _{IL}	Low level input voltage LVCMOS				$0.3 \times V_{DD}$	V
V _{IH}	High level input voltage LVCMOS		0.7 × V _{DD}			V
V _{I(thresh)}	Input voltage threshold LVCMOS			$0.5 \times V_{DD}$		V
		S0	0		1.9	
V _{IS}	Input voltage	S1, S2, SDA, SCL, V _{Ithresh} = 0.5 × V _{DD}	0		3.6	V 3.6
V _{ICLK}	Input voltage CLK		0		1.9	V
	Output current	V _{DDout} = 3.3 V			±12	mA
I _{OH} /I _{OL}		V _{DDout} = 2.5 V			±10	mA
		$V_{DDout} = 1.8 V$			±8	mA
C _L	Output load LVCMOS				10	pF
T _A	Operating free-air temperature		-40		85	°C
CRYSTAL	_ AND VCXO ⁽¹⁾					
f _{Xtal}	Crystal Input frequency (fundamen	tal mode)	8	27	32	MHz
ESR	Effective series resistance				100	Ω
f _{PR}	Pulling $(0 \text{ V} \le \text{V}_{\text{Ctrl}} \le 1.8 \text{ V})^{(2)}$		±120	±150		ppm
V _(Ctrl)	Frequency control voltage		0		V_{DD}	V
C ₀ /C ₁	Pullability ratio				220	
C _L	On-chip load capacitance at Xin ar	nd Xout	0		20	pF

⁽¹⁾ For more information about VCXO configuration and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

7.4 Thermal Information

			CDCEx949	
	THERMAL METRIC	(1)	PW (TSSOP)	UNIT
			24 PINS	
		Airflow 0 (LFM)	91	
$\theta_{\sf JA}$	Junction-to-ambient thermal resistance (2)	Airflow 150 (LFM)	75	
		Airflow 200 (LFM)	74	°C/W
		Airflow 250 (LFM)	73	
		Airflow 500 (LFM)	65	
θ_{JCtop}	Junction-to-case (top) thermal resistance	,	0.5	°C/W
θ_{JB}	Junction-to-board thermal resistance		52	°C/W
ΨЈТ	Junction-to-top characterization parameter		0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter		50.1	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance		50	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: CDCE949 CDCEL949

⁽²⁾ Pulling range depends on crystal type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
	0	All outputs off, f _{CLK} = 27	All PLLs on		38		0	
I _{DD}	Supply current (see Figure 1)	MHz, f _{VCO} = 135 MHz	Per PLL		9		mA	
I _{DD(OUT)}	Supply current (see Figure 2 and Figure 3)	No load, all outputs on, $f_{out} = 27 \text{ MHz}$	CDCE949 V _{DDOUT} = 3.3 V		4		mA	
	(See Figure 2 and Figure 3)	Tout - 27 WII IZ	CDCEL949 V _{DDOUT} = 1.8 V		2			
I _{DD(PD)}	Power down current	Every circuit powered down f _{IN} = 0 MHz, V _{DD} = 1.9 V			50		μΑ	
V _(PUC)	Supply voltage V _{DD} threshold for power up control circuit			0.85		1.45	V	
f_{VCO}	VCO frequency range of PLL			80		230	MHz	
f_{OUT}	LVCMOS output frequency			230			MHz	
LVCMO	S							
V_{IK}	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}, I_{I} = -18 \text{ mA}$				-1.2	V	
II	LVCMOS input current	$V_{I} = 0 \text{ V or } V_{DD}, V_{DD} = 1.9 \text{ V}$	V			±5	μΑ	
I _{IH}	LVCMOS input current for S0/S1/S2	$V_{I} = V_{DD}, V_{DD} = 1.9 \text{ V}$				5	μΑ	
I _{IL}	LVCMOS input current for S0/S1/S2	V _I = 0 V, V _{DD} = 1.9 V				-4	μΑ	
	Input capacitance at Xin/Clk	$V_{ICLK} = 0 V \text{ or } V_{DD}$		6				
C _I	Input capacitance at Xout	$V_{IXout} = 0 V or V_{DD}$		2		pF		
	Input capacitance at S0/S1/S2	$V_{IS} = 0 \text{ V or } V_{DD}$			3		μ.	
CDCE94	19 - LVCMOS FOR V _{DDOUT} = 3	.3 V		·				
		$V_{DDOUT} = 3 \text{ V}, I_{OH} = -0.1 \text{ m}$	ıΑ	2.9				
V_{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 3 \text{ V}, I_{OH} = -8 \text{ mA}$		2.4			V	
	Tonago	$V_{DDOUT} = 3 \text{ V}, I_{OH} = -12 \text{ m}$	A	2.2				
		$V_{DDOUT} = 3 \text{ V}, I_{OL} = 0.1 \text{ mA}$	ı			0.1		
V_{OL}	LVCMOS low-level output voltage	$V_{DDOUT} = 3 \text{ V}, I_{OL} = 8 \text{ mA}$				0.5	V	
	Tonago	$V_{DDOUT} = 3 \text{ V}, I_{OL} = 12 \text{ mA}$				8.0		
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass			3.2		ns	
t_r/t_f	Rise and fall time	V _{DDOUT} = 3.3 V (20%–80%))		0.6		ns	
	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3			60	90	20	
t _{jit(cc)}	Cycle-to-cycle jitter	4 PLLs switching, Y2-to-Y9			120	170	ps	
tu.,	Peak-to-peak period	1 PLL switching, Y2-to-Y3			70	100	ps	
t _{jit(per)}	jitter ^{(2) (3)}	4 PLLs switching, Y2-to-Y9			130	180	рз	
t.,,	Output skew ⁽⁴⁾	f _{OUT} = 50 MHz, Y1-to-Y3				60	ps	
t _{sk(o)}		$f_{OUT} = 50 \text{ MHz}, \text{ Y2-to-Y5 or}$	Y6-to-Y9			160	рз	
odc	Output duty cycle (5)	$f_{VCO} = 100 \text{ MHz}, \text{ Pdiv} = 1$		45%		55%		
CDCE94	$19 - LVCMOS FOR V_{DDOUT} = 2$.5 V						
	LVOMOC bish level seets of	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -0.1$	mA	2.2				
V_{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -6 \text{ m}$	Α	1.7			V	
	3	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -10 \text{ r}$	mA	1.6				

¹⁾ All typical values are at respective nominal V_{DD}.

^{(2) 10000} cycles.

³⁾ Jitter depends on device configuration. Data is taken under the following conditions: 1-PLL: f_{IN} = 27 MHz, Y2/3 = 27 MHz, (measured at Y2), 4-PLL: f_{IN} = 27 MHz, Y2/3 = 27 MHz, (manured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz, Y8/9 = 48 MHz.

Y2), 4-PLL: f_{IN} = 27 MHz, Y2/3 = 27 MHz, (manured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz, Y8/9 = 48 MHz.

(4) The t_{sk(o)} specification is only valid for equal loading of each bank of outputs and outputs are generated from the same divider; data sampled on rising edge (t_r).

⁽⁵⁾ odc depends on output rise- and fall-time (t_r/t_f) .



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
		$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 0.1 \text{ mA}$			0.1	
V_{OL}	LVCMOS low-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 6 \text{ mA}$			0.5	V
		$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 10 \text{ mA}$			0.7	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass		3.4		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 2.5 V (20%–80%)		0.8		ns
	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		60	90	ps
t _{jit(cc)}	Cycle-to-cycle jitter (/ / /	4 PLLs switching, Y2-to-Y9		120	170	
	Peak-to-peak period jit(per) jitter (2) (3)	1 PLL switching, Y2-to-Y3		70	100	ps
t _{jit(per)}	jitter ⁽²⁾⁽³⁾	4 PLLs switching, Y2-to-Y9		130	180	
	0.1(4)	f _{OUT} = 50 MHz, Y1-to-Y3			60	
t _{sk(o)}	Output skew ⁽⁴⁾	f _{OUT} = 50 MHz, Y2-to-Y5 or Y6-to-Y9			160	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz, Pdiv = 1	45%		55%	
CDCEL	.949 - LVCMOS FOR V _{DDOUT} =	1.8 V			<u>, </u>	
		V _{DDOUT} = 1.7 V, I _{OH} = -0.1 mA	1.6			
V_{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 1.7 V, I _{OH} = -4 mA	1.4			V
		V _{DDOUT} = 1.7 V, I _{OH} = -8 mA	1.1			
	LVCMOS low-level output voltage	V _{DDOUT} = 1.7 V, I _{OL} = 0.1 mA			0.1	
V_{OL}		V _{DDOUT} = 1.7 V, I _{OL} = 4 mA			0.3	V
		V _{DDOUT} = 1.7 V, I _{OL} = 8 mA			0.6	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass		2.6		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 1.8 V (20%–80%)		0.7		ns
	Ovele to evele ::tto=(2)(3)	1 PLL switching, Y2-to-Y3		70	120	ps
t _{jit(cc)}	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	4 PLLs switching, Y2-to-Y9		120	170	
	Peak-to-peak period	1 PLL switching, Y2-to-Y3		90	140	ps
t _{jit(per)}	Peak-to-peak period jitter ⁽²⁾⁽³⁾	4 PLLs switching, Y2-to-Y9		130	190	
	Output skew ⁽⁴⁾	f _{OUT} = 50 MHz, Y1-to-Y3			60	ps
t _{sk(o)}	Output skew (*)	f _{OUT} = 50 MHz, Y2-to-Y5 or Y6-to-Y9			160	
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz, Pdiv = 1	45%		55%	
SDA A	ND SCL				·	
V _{IK}	SCL and SDA input clamp voltage	$V_{DD} = 1.7 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V
I _{IH}	SCL and SDA input current	$V_{I} = V_{DD}, V_{DD} = 1.9 V$			±10	μΑ
V _{IH}	SDA/SCL input high voltage (6)		0.7 × V _{DD}			V
V_{IL}	SDA/SCL input low voltage (6)				$0.3 \times V_{DD}$	V
V _{OL}	SDA low-level output voltage	I _{OL} = 3 mA, V _{DD} = 1.7 V			0.2 × V _{DD}	V
Cı	SCL/SDA input capacitance	$V_I = 0 \text{ V or } V_{DD}$		3	10	pF

⁽⁶⁾ SDA and SCL pins are 3.3-V tolerant.

7.6 EEPROM Specification

		MIN	TYP M	X UNIT
EEcyc	Programming cycles of EEPROM	1000		cycles
EEret	Data retention	10		years

Product Folder Links: CDCE949 CDCEL949



7.7 Timing Requirements: CLK_IN

		MIN	NOM MAX	UNIT			
	LVCMOS alack input fraguency	PLL bypass mode		160	MHz		
T(CLK)	LVCMOS clock input frequency	PLL mode	8	160			
t _r / t _f	Rise and fall time CLK signal (20% to 80%)			3	ns		
duty _{CLK}	Duty cycle CLK at V _{DD} / 2		40%	60%			

7.8 Timing Requirements: SDA/SCL


over operating free-air temperature range (unless otherwise noted; see Figure 14)

			MIN	NOM N	AX	UNIT		
,	201 1 1 /	Standard mode	0		100			
f _(SCL)	SCL clock frequency	Fast mode	0	,	400	kHz		
	START setup time (SCL high before	Standard mode	4.7					
t _{su(START)}	SDA low)	Fast mode	0.6			μs		
	START hold time (SCL low after	Standard mode	4					
t _{h(START)}	SDA low)	Fast mode	0.6			μs		
$t_{\text{w(SCLL)}}$	CCI law mulas duration	Standard mode	4.7					
	SCL low-pulse duration	Fast mode	1.3			μs		
$t_{w(SCLH)}$	OOL bish suits a dusting	Standard mode	4					
	SCL high-pulse duration	Fast mode	0.6			μs		
	SDA hold time (SDA valid after SCL	Standard mode	0	3	3.45			
t _{h(SDA)}	low)	Fast mode	0		0.9	μs		
	CDA action time	Standard mode	250					
t _{su(SDA)}	SDA setup time	Fast mode	100			ns		
1	CCL /CDA input rise time	Standard mode		1	000			
t _r	SCL/SDA input rise time	Fast mode			300	ns		
t _f	SCL/SDA input fall time				300	ns		
	CTOD cotup time	Standard mode	4					
t _{su(STOP)}	STOP setup time	Fast mode	0.6			μs		
	Bus free time between a STOP and	Standard mode	4.7					
t _{BUF}	START condition	Fast mode	1.3			μs		

Product Folder Links: CDCE949 CDCEL949




7.9 Typical Characteristics





8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Test Load




Figure 5. Test Load for 50- Ω Board Environment

Copyright © 2007–2016, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview

The CDCE949 and CDCEL949 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to nine output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using one of the four integrated configurable PLLs.

The CDCEx949 has separate output supply pins, V_{DDOUT} , which is 1.8 V for CDCEL949 and 2.5 V to 3.3 V for CDCE949.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of 0-ppm audio and video, networking (WLAN, Bluetooth, Ethernet, GPS), or Interface (USB, IEEE1394, memory stick) clocks from a reference input frequency such as 27 MHz.

All PLLs support spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking. This is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability, and to optimize the jitter-transfer characteristics of each PLL.


The device supports non-volatile EEPROM programming for easy customization of the device to the application. It is preset to a factory-default configuration (see *Default Device Setting*). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA and SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection, changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for the output-disable function.

The CDCEx949 operates in a 1.8-V environment. It operates within a temperature range of -40°C to 85°C.



9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Control Terminal Setting

The CDCEx949 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following setting:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.



Feature Description (continued)

Table 1. Control Terminal Definition

EXTERNAL CONTROL BITS	PI	LL1 SETTIN	NG	PL	L2 SETTI	NG	PL	L3 SETTI	NG	P	LL4 SETTI	NG	Y1 SETTING
Control Function	PLL Frequency Selection	SSC Selection	Output Y2/Y3 Selection	PLL Frequency Selection	SSC Selection	Output Y4/Y5 Selection	PLL Frequency Selection	SSC Selection	Output Y6/Y7 Selection	PLL Frequency Selection	SSC Selection	Output Y8/Y9 Selection	Output Y1 and Power Down Selection

Table 2. PLLx Setting (Can Be Selected for Each PLL Individual)

	SSC S	ELECTION (CENTE	R/DOWN) ⁽¹⁾				
	SSCx [3-bits]		CENTER	DOWN			
0	0	0	0% (off)	0% (off)			
0	0	1	±0.25%	-0.25%			
0	1	0	±0.5%	-0.5%			
0	0 1		±0.75%	-0.75%			
1	1 0		±1%	-1%			
1	1 0		±1.25%	-1.25%			
1	1 1		±1.5%	-1.5%			
1	1	1	±2%	-2%			
	FI	REQUENCY SELEC	TION ⁽²⁾				
F	Sx		FUNCTION				
	0		Frequency0				
	1		Frequency1				
	OUT	PUT SELECTION (3)	(Y2 Y9)				
Y	·Υx	FUNCTION					
	0	State0					
	1	State1					

- (1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register
- (2) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range
- (3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low, or active

Table 3. Y1 Setting⁽¹⁾

Y1 SELECTION						
Y1	FUNCTION					
0	State 0					
1	State 1					

(1) State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.



S1/SDA and S2/SCL pins of the CDCEx949 are dual function pins. In default configuration they are defined as SDA/SCL for the serial interface. They can be programmed as control-pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes to the Control register (Bit [6] of Byte [02]) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOLT} is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is not a multi-use pin, it is a control pin only.

9.3.2 Default Device Setting

The internal EEPROM of CDCEx949 is preconfigured as shown in Figure 6 (the input frequency is passed through to the output as a default). This allows the device to operate in default mode without the extra production step of program it. The default setting appears after power is supplied or after power-down or power-up sequence until it is re-programmed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL Interface.




Figure 6. Default Device Setting

Table 4 shows the factory default setting for the Control Terminal Register (external control pins). In normal operation, all 8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be selected with S0, as S1 and S2 configured as programming pins in default mode.

Table 4. Factory Default Setting for Control Terminal Register

				PLL	.1 SETT	ING	PLL2 SETTING			PLL3 SETTING			PLL3 SETTING		
	TERNAL ROL PINS	S ⁽¹⁾	OUTPUT SELECT	FREQ. SELECT	SSC SEL.	OUTPUT SELECT									
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7	FS4	SSC4	Y8Y9
SCL (I ² C)	SDA (I ² C)	0	3-state	f _{VCO1_0}	off	3-state	f _{VCO2_0}	off	3-state	f _{VCO3_0}	off	3-state	f _{VCO4_0}	off	3-state
SCL (I ² C)	SDA (I ² C)	1	enabled	f _{VCO1_0}	off	enabled	f _{VCO2_0}	off	enabled	f _{VCO3_0}	off	enabled	f _{VCO4_0}	off	enabled

In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. However, S0 is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

Copyright © 2007-2016, Texas Instruments Incorporated



9.3.3 SDA/SCL Serial Interface

The CDCEx949 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or PC Bus specification. It operates in the standard-mode transfer (up to 100 kbps) and fast-mode transfer (up to 400 kbps) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCEx949 are dual function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be re-programmed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02, Bit [6].




Figure 7. Timing Diagram for SDA/SCL Serial Control Interface

9.3.4 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For Block Write/Read operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction all bytes defined in the Byte Count has to be readout to correctly finish the read cycle.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte independent of whether this is a Byte Write or a Block Write sequence.

If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read during the programming sequence (Byte Read or Block Read). The programming status can be monitored by reading EEPIP, Byte 01-Bit [6].

The offset of the indexed byte is encoded in the command code, as described in Table 5.

Table 5. Slave Receiver Address (7 Bits)

DEVICE	A6	A5	A4	А3	A2	A1 ⁽¹⁾	A0 ⁽¹⁾	R/W
CDCEx913	1	1	0	0	1	0	1	1/0
CDCEx925	1	1	0	0	1	0	0	1/0
CDCEx937	1	1	0	1	1	0	1	1/0
CDCEx949	1	1	0	1	1	0	0	1/0

Address bits A0 and A1 are programmable through the SDA/SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

9.4 Device Functional Modes

9.4.1 SDA/SCL Hardware Interface

Figure 8 shows how the CDCEx949 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the maximum) if many devices are connected.

Product Folder Links: CDCE949 CDCEL949



Device Functional Modes (continued)

Note that the pullup resistor value (R_P) depends on the supply voltage, bus capacitance and number of connected devices. The recommended pullup value is 4.7 k Ω . It must meet the minimum sink current of 3 mA at $V_{OLmax} = 0.4$ V for the output stages (for more details, see *SMBus* or *FC Bus* specification).




Figure 8. SDA/SCL Hardware Interface

9.5 Programming

Table 6. Command Code Definition

BIT	DESCRIPTION			
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation			
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.			




Figure 9. Generic Programming Sequence




Figure 10. Byte Write Protocol

Product Folder Links: CDCE949 CDCEL949







Figure 11. Byte Read Protocol



NOTE: Data Byte 0 Bits [7:0] is reserved for Revision Code and Vendor Identification. Also it is used for internal test purpose and must not be overwritten.

Figure 12. Block Write Programming




Figure 13. Block Read Protocol




Figure 14. Timing Diagram for the SDA/SCL Serial Control Interface

9.6 Register Maps

9.6.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCEx949. All settings can be manually written to the device through the SDA/SCL bus, or are easily programmable by using the TI Pro Clock software. TI Pro Clock software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.



Table 7. SDA/SCL Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	Table 9
10h	PLL1 configuration register	Table 10
20h	PLL2 configuration register	Table 11
30h	PLL3 configuration register	Table 12
40h	PLL4 configuration register	Table 13

The grey-highlighted Bits described in the configuration registers tables on the following pages, belong to the Control Pin Register. The user can predefine up to eight different control settings. These settings can then be selected by the external control pins, S0, S1, and S2 (see *Control Terminal Setting*).

Table 8. Configuration Register, External Control Pins

EX.	TERN	NAL	Y1	PI	L1 SETTIN	NG	PI	L2 SETTIN	NG .	PI	LL3 SETTIN	NG .	Pl	L4 SETTIN	NG .
	NTR PINS	-	OUTPUT SELECT	FREQ SELECT	SSC SELECT	OUTPUT SELECT									
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7	FS4	SSC4	Y8Y9
0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	FS2_0	SSC2_0	Y4Y5_0	FS3_0	SSC3_0	Y6Y7_0	FS4_0	SSC4_0	Y8Y9_0
0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	FS2_1	SSC2_1	Y4Y5_1	FS3_1	SSC3_1	Y6Y7_1	FS4_1	SSC4_1	Y8Y9_1
0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	FS2_2	SSC2_2	Y4Y5_2	FS3_2	SSC3_2	Y6Y7_2	FS4_2	SSC4_2	Y8Y9_2
0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	FS2_3	SSC2_3	Y4Y5_3	FS3_3	SSC3_3	Y6Y7_3	FS4_3	SSC4_3	Y8Y9_3
1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	FS2_4	SSC2_4	Y4Y5_4	FS3_4	SSC3_4	Y6Y7_4	FS4_4	SSC4_4	Y8Y9_4
1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	FS2_5	SSC2_5	Y4Y5_5	FS3_5	SSC3_5	Y6Y7_5	FS4_5	SSC4_5	Y8Y9_5
1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	FS2_6	SSC2_6	Y4Y5_6	FS3_6	SSC3_6	Y6Y7_6	FS4_6	SSC4_6	Y8Y9_6
1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	FS2_7	SSC2_7	Y4Y5_7	FS3_7	SSC3_7	Y6Y7_7	FS4_7	SSC4_7	Y8Y9_7
	Addr ffset		04h	13h	10h-12h	15h	23h	20h-22h	25h	33h	30h-32h	35h	43h	40h-42h	45h

(1) Address Offset refers to the byte address in the Configuration Register on following pages.

Table 9. Generic Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION
00h	7	E_EL	xb	Device Identification (read only): '1' is CDCE949 (3.3V), '0' is CDCEL949 (1.8V)
	6:4	RID	Xb	Revision Identification Number (read only)
	3:0	VID	1h	Vendor Identification Number (read only)
01h	7	-	0b	Reserved - always write 0
	6	EEPIP	0b	EEPROM Programming 0 – EEPROM programming is completed 1 – EEPROM is in programming mode
	5	EELOCK	0b	Permanently Lock EEPROM 0 – EEPROM is not locked Data ⁽⁵⁾ : 1 – EEPROM is permanently locked
	4	PWDN	0b	Device power down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM. 0 – device active (all PLLs and all outputs are enabled) 1 – device power down (all PLLs in power down and all outputs in 3-State)
	3:2	INCLK	00b	Input clock selection: 00 – X-tal 10 – LVCMOS 01 – VCXO 11 – reserved
	1:0	SLAVE_ADR	00b	Programmable Address Bits A0 and A1 of the Slave Receiver Address

- (1) Writing data beyond 50h may adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless custom setting is used.
- (4) During EEPROM programming, no data is allowed to be sent to the device through the SDA/SCL bus until the programming sequence is completed. Data, however, can be read during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set high in the EEPROM, the actual data in the EEPROM is permanently locked, and no further programming is possible. Data, however can still be written through the SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM

Copyright © 2007–2016, Texas Instruments Incorporated



Table 9. Generic Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION					
02h	7	M1	1b	Clock source selection for output Y1: 0 – input clock 1 – PLL1 clock					
				Operation mode selection for pin 22/23 ⁽⁶⁾					
	6	SPICON	0b	0 – serial programming interface SDA (pin 23) and SCL (pin 22) 1 – control pins S1 (pin 23) and S2 (pin 22)					
	5:4	Y1_ST1	11b	Y1-State0/1 Definition (applies to Y1_ST1 and Y1_ST0)					
	3:2	Y1_ST0	01b	00 – device power down (all PLLs in power down and all outputs in 3-state) 01 – Y1 disabled to 3-state 10 – Y1 disabled to low 11 – Y1 enabled (normal operation)					
	1:0	Pdiv1 [9:8]	001h	10-Bit Y1-Output-Divider 0 – divider reset and stand-by					
03h	7:0	Pdiv1 [7:0]	00111	Pdiv1: 1-to-1023 – divider value					
04h	7	Y1_7	0b	Y1_x State Selection ⁽⁷⁾					
	6	Y1_6	0b	0 – State0 (predefined by Y1-State0 Definition [Y1_ST0])					
	5	Y1_5	0b	1 – State1 (predefined by Y1-State1 Definition [Y1_ST1])					
	4	Y1_4	0b						
	3	Y1_3	0b						
	2	Y1_2	0b						
	1	Y1_1	1b						
	0	Y1_0	0b						
05h	7:3	XCSEL	0Ah	Crystal load capacitor selection $^{(8)}$: 00h \rightarrow 0 pF 01h \rightarrow 1 pF 02h \rightarrow 2 pF 14h-to-1Fh \rightarrow 20 pF					
	2:0	_	0b	Reserved - do not write others than 0					
06h	7:1	BCOUNT	50h	7-Bit Byte Count (Defines the number of Bytes which is sent from this device at the next Block Read transfer; all bytes must be read out to correctly finish the read cycle.)					
				Initiate EEPROM Write Cycle ⁽⁴⁾ (9)					
	0	EEWRITE	0b	0 – no EEPROM write cycle 1 – start EEPROM write cycle (internal configuration register is saved to the EEPROM)					
07h-0Fh	_	_	0h	Reserved – do not write others than 0					

- (6) Selection of control-pins is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.
- (7) These are the bits of the Control Pin Register. The user can predefine up to eight different control settings. These settings can then be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C₁, C₂) must be used to achieve the best clock performance. External capacitors must be used only to do a fine adjustment of C_L by few pF. The value of C_L can be programmed with a resolution of 1 pF for a total crystal load range of 0 pF to 20 pF. For C_L > 20 pF use additional external capacitors. Also, the device input capacitance must be considered; this adds 1.5 pF (6 pF, 2 pF) to the selected C_L. For more information about VCXO configuration and crystal recommendations, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).
- (9) NOTE: The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are written into the EEPROM. The EEWRITE cycle is initiated by the rising edge of the EEWRITE-Bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE-Bit must be reset low after the programming is completed. The programming status can be monitored by readout EEPIP. If EELOCK is set high, no EEPROM programming is possible.

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated



Table 10. PLL1 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION
10h	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection (Modulation Amount) (4)
	4:2	SSC1_6 [2:0]	000b	Down Center
	1:0	SSC1_5 [2:1]		000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%
11h	7	SSC1_5 [0]	000b	010 - 0.5% 010 ± 0.5%
	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%
	3:1	SSC1_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%
	0	SSC1_2 [2]	222	110 – 1.5% 111 – 2.0% 111 ± 2.0%
12h	7:6	SSC1_2 [1:0]	000b	111 2.0%
	5:3	SSC1_1 [2:0]	000b	
	2:0	SSC1_0 [2:0]	000b	
13h	7	FS1_7	0b	FS1_x: PLL1 Frequency Selection ⁽⁴⁾
	6	FS1_6	0b	0 – f _{VCO1 0} (predefined by PLL1_0 – Multiplier/Divider value)
	5	FS1_5	0b	1 – f _{VCO1_1} (predefined by PLL1_1 – Multiplier/Divider value)
	4	FS1_4	0b	
	3	FS1_3	0b	
	2	FS1_2	0b	
	1	FS1_1	0b	
	0	FS1_0	0b	
14h	7	MUX1	1b	PLL1 Multiplexer: 0 – PLL1 1 – PLL1 Bypass (PLL1 is in power down)
	6	M2	1b	Output Y2 Multiplexer: 0 – Pdiv1 1 – Pdiv2
	5:4	МЗ	10b	Output Y3 Multiplexer: 00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved
	3:2	Y2Y3_ST1	11b	Y2, Y3- 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down)
	1:0	Y2Y3_ST0	01b	State0/1definition: 01 – Y2/Y3 disabled to 3-State (PLL1 on) 10–Y2/Y3 disabled to low (PLL1 on) 11 – Y2/Y3 enabled (normal operation, PLL1 on)
15h	7	Y2Y3_7	0b	Y2Y3_x Output State Selection ⁽⁴⁾
	6	Y2Y3_6	0b	0 – state0 (predefined by Y2Y3_ST0)
	5	Y2Y3_5	0b	1 – state1 (predefined by Y2Y3_ST1)
	4	Y2Y3_4	0b	
	3	Y2Y3_3	0b	
	2	Y2Y3_2	0b	
	1	Y2Y3_1	1b	
	0	Y2Y3_0	0b	
16h	7	SSC1DC	0b	PLL1 SSC down/center selection: 0 – down 1 – center
	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Pdiv2: 0 – reset and stand-by 1-to-127 – divider value
17h	7		0b	Reserved – do not write others than 0
	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pdiv3: 0 – reset and stand-by 1-to-127 – divider value

⁽¹⁾ Writing data beyond 50h may adversely affect device function.(2) All data is transferred MSB-first.

Product Folder Links: CDCE949 CDCEL949

Unless a custom setting is used

The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 10. PLL1 Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION			
18h	7:0	PLL1_0N [11:4	- 004h	PLL1_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider value for frequency f _{VCO1_0} (for more information, see <i>PLL Frequency Planning</i>)			
19h	7:4	PLL1_0N [3:0]	00411				
	3:0	PLL1_0R [8:5]	- 000h				
1Ah	7:3	PLL1_0R[4:0]	UUUN				
	2:0	PLL1_0Q [5:3]	10h				
1Bh	7:5	PLL1_0Q [2:0]	TON				
	4:2	PLL1_0P [2:0]	010b				
	1:0	VCO1_0_RANGE	00b				
1Ch	7:0	PLL1_1N [11:4]	- 004h	PLL1_1 ⁽⁵⁾ : 30-Bit Multiplier/Divider value for frequency f _{VCO1_1}			
1Dh	7:4	PLL1_1N [3:0]	00411	(for more information, see <i>PLL Frequency Planning</i>).			
	3:0	PLL1_1R [8:5]	- 000h				
1Eh	7:3	PLL1_1R[4:0]	00011				
	2:0	PLL1_1Q [5:3]	10h				
1Fh	7:5	PLL1_1Q [2:0]	1011				
	4:2	PLL1_1P [2:0]	010b				
	1:0	VCO1_1_RANGE	00b	f_{VCO1_1} range selection: 00 − f_{VCO1_1} < 125 MHz 01 − 125 MHz ≤ f_{VCO1_1} < 150 MHz 10 − 150 MHz ≤ f_{VCO1_1} < 175 MHz 11 − f_{VCO1_1} ≥ 175 MHz			

(5) PLL settings limits: $16 \le q \le 63$, $0 \le p \le 7$, $0 \le r \le 511$, 0 < N < 4096

Table 11. PLL2 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION				
20h	7:5	SSC2_7 [2:0]	000b	SSC2: PLL2 SSC Selection (Modulation Amount) ⁽⁴⁾				
	4:2	SSC2_6 [2:0]	000b	Down Center				
	1:0	SSC2_5 [2:1]	000b	000 (off) 000 (off) 001 - 0.25% 001 ± 0.25%				
21h	7	SSC2_5 [0]	0000	010 - 0.5% 010 ± 0.5%				
	6:4	SSC2_4 [2:0]	000b	011 - 0.75% 100 - 1.0% 011 ± 0.75% 100 ± 1.0%				
	3:1	SSC2_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%				
	0	SSC2_2 [2]	000b	110 – 1.5% 111 – 2.0% 111 ± 2.0%				
22h	7:6	SSC2_2 [1:0]	0000					
	5:3	SSC2_1 [2:0]	000b					
	2:0	SSC2_0 [2:0]	000b					
23h	7	FS2_7	0b	FS2_x: PLL2 Frequency Selection ⁽⁴⁾				
	6	FS2_6	0b	0 – f _{VCO2_0} (predefined by PLL2_0 – Multiplier/Divider value)				
	5	FS2_5	0b	1 – f _{VCO2_1} (predefined by PLL2_1 – Multiplier/Divider value)				
	4	FS2_4	0b					
	3	FS2_3	0b					
	2	FS2_2	0b					
	1	FS2_1	0b					
	0	FS2_0	0b					

- (1) Writing data beyond 50h may adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Product Folder Links: CDCE949 CDCEL949



Table 11. PLL2 Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾		DESCRIPTION				
24h	7	MUX2	1b	PLL2 Multiplexer:	0 – PLL2 1 – PLL2 Bypass (PLL2 is in power down)				
	6	M4	1b	Output Y4 Multiplexer:	0 – Pdiv2 1 – Pdiv4				
	5:4	M5	10b	Output Y5 Multiplexer:	00 – Pdiv2-Divider 01 – Pdiv4-Divider 10 – Pdiv5-Divider 11 – reserved				
	3:2	Y4Y5_ST1	11b	Y4, Y5-	00 – Y4/Y5 disabled to 3-State (PLL2 is in power down)				
	1:0	Y4Y5_ST0	01b	State0/1definition:	01 – Y4/Y5 disabled to 3-State (PLL2 on) 10–Y4/Y5 disabled to low (PLL2 on) 11 – Y4/Y5 enabled (normal operation, PLL2 on)				
25h	7	Y4Y5_7	0b	Y4Y5_x Output State Se	lection ⁽⁴⁾				
	6	Y4Y5_6	0b	0 – state0 (predefin					
	5	Y4Y5_5	0b	1 – state1 (predefin	ed by Y4Y5_ST1)				
	4	Y4Y5_4	0b						
	3	Y4Y5_3	0b						
	2	Y4Y5_2	0b						
	1	Y4Y5_1	1b						
	0	Y4Y5_0 0b							
26h	7	SSC2DC	0b	PLL2 SSC down/center	selection: 0 – down 1 – center				
	6:0	Pdiv4	01h	7-Bit Y4-Output-Divider	Pdiv4: 0 – reset and stand-by 1-to-127 – divider value				
27h	7	_	0b	Reserved – do not write	others than 0				
	6:0	Pdiv5	01h	7-Bit Y5-Output-Divider	Pdiv5: 0 – reset and stand-by 1-to-127 – divider value				
28h	7:0	PLL2_0N [11:4	004h	PLL2_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider value for frequency f _{VCO2_0}					
29h	7:4	PLL2_0N [3:0]	00411	(for more information, se	e PLL Frequency Planning).				
	3:0	PLL2_0R [8:5]	0006						
2Ah	7:3	PLL2_0R[4:0]	000h						
	2:0	PLL2_0Q [5:3]	10h						
2Bh	7:5	PLL2_0Q [2:0]	10h						
	4:2	PLL2_0P [2:0]	010b						
	1:0	VCO2_0_RANGE	00b	f _{VCO2_0} range selection:	00 − f_{VCO2_0} < 125 MHz 01 − 125 MHz ≤ f_{VCO2_0} < 150 MHz 10 − 150 MHz ≤ f_{VCO2_0} < 175 MHz 11 − f_{VCO2_0} ≥ 175 MHz				
2Ch	7:0	PLL2_1N [11:4]	0041	PLL2_1 ⁽⁵⁾ : 30-Bit Multip	er/Divider value for frequency f _{VCO1_1}				
2Dh	7:4	PLL2_1N [3:0]	004h	(for more information, se	e PLL Frequency Planning).				
	3:0	PLL2_1R [8:5]	0001-						
2Eh	7:3	PLL2_1R[4:0] 000h							
	2:0	PLL2_1Q [5:3]	405						
2Fh	7:5	PLL2_1Q [2:0]	10h						
	4:2	PLL2_1P [2:0]	010b						
	1:0	VCO2_1_RANGE	00b	f _{VCO2_1} range selection:	00 − $f_{VCO2_{-1}}$ < 125 MHz 01 − 125 MHz ≤ $f_{VCO2_{-1}}$ < 150 MHz 10 − 150 MHz ≤ $f_{VCO2_{-1}}$ < 175 MHz 11 − $f_{VCO2_{-1}}$ ≥ 175 MHz				

⁽⁵⁾ PLL settings limits: $16 \le q \le 63$, $0 \le p \le 7$, $0 \le r \le 511$, 0 < N < 4096



Table 12. PLL3 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION					
30h	7:5	SSC3_7 [2:0]	000b	SSC3: PLL3 SSC Selection (Modulation Amount) (4)					
	4:2	SSC3_6 [2:0]	000b	Down Center					
	1:0	SSC3_5 [2:1]		000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%					
31h	7	SSC3_5 [0]	000b	010 - 0.5% 010 ± 0.5%					
	6:4	SSC3_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%					
	3:1	SSC3_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%					
	0	SSC3_2 [2]		110 – 1.5% 111 – 2.0% 111 ± 2.0%					
32h	7:6	SSC3_2 [1:0]	- 000b	111 2.0%					
	5:3	SSC3_1 [2:0]	000b						
	2:0	SSC3_0 [2:0]	000b						
33h	7	FS3_7	0b	FS3_x: PLL3 Frequency Selection ⁽⁴⁾					
	6	FS3_6	0b	0 – f _{VCO3 0} (predefined by PLL3_0 – Multiplier/Divider value)					
	5	FS3_5	0b	1 - f _{VCO3_1} (predefined by PLL3_1 - Multiplier/Divider value)					
	4	FS3_4	0b						
	3	FS3_3	0b						
	2	FS3_2	0b						
	1	FS3_1	0b						
	0	FS3_0	0b						
34h	7	MUX3	1b	PLL3 Multiplexer: 0 – PLL3 1 – PLL3 Bypass (PLL3 is in power down)					
	6	M6	1b	Output Y6 Multiplexer: 0 – Pdiv4 1 – Pdiv6					
	5:4	M7	10b	Output Y7 Multiplexer: 00 - Pdiv4-Divider 01 - Pdiv6-Divider 10 - Pdiv7-Divider 11 - reserved					
	3:2	Y6Y7_ST1	11b	Y6, Y7- 00 – Y6/Y7 disabled to 3-State (PLL3 is in power down)					
	1:0	Y6Y7_ST0	01b	State0/1definition: 01 - Y6/Y7 disabled to 3-State (PLL3 on) 10 - Y6/Y7 disabled to low (PLL3 on) 11 - Y6/Y7 enabled (normal operation, PLL3 on)					
35h	7	Y6Y7_7	0b	Y6Y7_x Output State Selection ⁽⁴⁾					
	6	Y6Y7_6	0b	0 – state0 (predefined by Y6Y7_ST0)					
	5	Y6Y7_5	0b	1 – state1 (predefined by Y6Y7_ST1)					
	4	Y6Y7_4	0b						
	3	Y6Y7_3	0b						
	2	Y6Y7_2	0b						
	1	Y6Y7_1	1b						
	0	Y6Y7_0	0b						
36h	7	SSC3DC	0b	PLL3 SSC down/center selection: 0 – down 1 – center					
	6:0	Pdiv6	01h	7-Bit Y6-Output-Divider Pdiv6: 0 – reset and stand-by 1-to-127 – divider value					
37h	7	<u> </u>	0b	Reserved – do not write others than 0					
	6:0	Pdiv7	01h	7-Bit Y7-Output-Divider Pdiv7: 0 – reset and stand-by 1-to-127 – divider value					

Product Folder Links: CDCE949 CDCEL949

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated

⁽¹⁾ Writing data beyond 50h may adversely affect device function.

All data is transferred MSB-first.

⁽³⁾ Unless a custom setting is used

The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 12. PLL3 Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION				
38h	7:0	PLL3_0N [11:4	- 004h	PLL3_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider value for frequency f _{VCO3_0}				
39h	7:4	PLL3_0N [3:0]	00411	(for more information, see <i>PLL Frequency Planning</i>).				
	3:0	PLL3_0R [8:5]	- 000h					
3Ah	7:3	PLL3_0R[4:0]	UUUN					
	2:0	PLL3_0Q [5:3]	10h					
3Bh	7:5	PLL3_0Q [2:0]	10h					
	4:2	PLL3_0P [2:0]	010b					
	1:0	VCO3_0_RANGE	00b	$ f_{VCO3_0} \text{ range selection:} & 00 - f_{VCO3_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} ≤ f_{VCO3_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} ≤ f_{VCO3_0} < 175 \text{ MHz} \\ 11 - f_{VCO3_0} ≥ 175 \text{ MHz} $				
3Ch	7:0	PLL3_1N [11:4]	- 004h	PLL3_1 ⁽⁵⁾ : 30-Bit Multiplier/Divider value for frequency f _{VCO3_1}				
3Dh	7:4	PLL3_1N [3:0]	00411	(for more information, see <i>PLL Frequency Planning</i>).				
	3:0	PLL3_1R [8:5]	- 000h					
3Eh	7:3	PLL3_1R[4:0]	00011					
	2:0	PLL3_1Q [5:3]	- 10h					
3Fh	7:5	PLL3_1Q [2:0]	TON					
	4:2	PLL3_1P [2:0]	010b					
	1:0	VCO3_1_RANGE	00b	$ f_{VCO3_1} \text{ range selection:} & 00 - f_{VCO3_1} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} ≤ f_{VCO3_1} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} ≤ f_{VCO3_1} < 175 \text{ MHz} \\ 11 - f_{VCO3_1} ≥ 175 \text{ MHz} $				

(5) PLL settings limits: $16 \le q \le 63$, $0 \le p \le 7$, $0 \le r \le 511$, 0 < N < 4096

Table 13. PLL4 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION				
40h	7:5	SSC4_7 [2:0]	000b	SSC4: PLL4 SSC Selection (Modulation Amount) (4)				
	4:2	SSC4_6 [2:0]	000b	Down Center				
	1:0	SSC4_5 [2:1]	000b	000 (off) 000 (off) 001 - 0.25% 001 ± 0.25%				
41h	7	SSC4_5 [0]	OOOD	010 - 0.5% 010 ± 0.5%				
	6:4	SSC4_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%				
	3:1	SSC4_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%				
	0	SSC4_2 [2]	000b	110 – 1.5% 111 – 2.0% 111 ± 2.0%				
42h	7:6	SSC4_2 [1:0]	doob					
	5:3	SSC4_1 [2:0]	000b					
	2:0	SSC4_0 [2:0]	000b					
43h	7	FS4_7	0b	FS4_x: PLL4 Frequency Selection ⁽⁴⁾				
	6	FS4_6	0b	0 – f _{VCO4_0} (predefined by PLL4_0 – Multiplier/Divider value)				
	5	FS4_5	0b	1 – f _{VCO4_1} (predefined by PLL4_1 – Multiplier/Divider value)				
	4	FS4_4	0b					
	3	FS4_3	0b					
	2	FS4_2	0b					
	1	FS4_1	0b					
	0	FS4_0	0b					

- (1) Writing data beyond 50h may adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Copyright © 2007–2016, Texas Instruments Incorporated



Table 13. PLL4 Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾		DESCRIPTION			
	BII	ACRONTIVI	DEFAULT	DI LAMANIA I				
44h	7	MUX4	1b	PLL4 Multiplexer:	0 – PLL4 1 – PLL4 Bypass (PLL4 is in power down)			
	6	M8	1b	Output Y8 Multiplexer:	0 – Pdiv6 1 – Pdiv8			
	5:4	M9	10b	Output Y9 Multiplexer:	00 – Pdiv6-Divider 01 – Pdiv8-Divider 10 – Pdiv9-Divider 11 – reserved			
	3:2	Y8Y9_ST1	11b	Y8, Y9-	00 – Y8/Y9 disabled to 3-State (PLL4 is in power down)			
	1:0	Y8Y9_ST0	01b	State0/1definition:	01 – Y8/Y9 disabled to 3-State (PLL4 on) 10 –Y8/Y9 disabled to low (PLL4 on) 11 – Y8/Y9 enabled (normal operation, PLL4 on)			
45h	7	Y8Y9_7	0b	Y8Y9_x Output State Se	election ⁽⁴⁾			
	6	Y8Y9_6	0b	0 – state0 (predefir				
	5	Y8Y9_5	0b	1 – state1 (predefir				
	4	Y8Y9_4	0b	-				
	3	Y8Y9_3	0b	-				
	2	Y8Y9_2	0b	-				
	1	Y8Y9_1	1b					
	0	Y8Y9_0	0b	-				
46h	7	SSC4DC	0b	PLL4 SSC down/center	selection: 0 – down 1 – center			
	6:0	Pdiv8	01h	7-Bit Y8-Output-Divider	Pdiv8: 0 – reset and stand-by 1-to-127 – divider value			
47h	7	_	0b	Reserved – do not write	others than 0			
	6:0	Pdiv9	01h	7-Bit Y9-Output-Divider	Pdiv9: 0 – reset and stand-by 1-to-127 – divider value			
48h	7:0	PLL4_0N [11:4	00.41	PLL4_0 ⁽⁵⁾ : 30-Bit Multip	ier/Divider value for frequency f _{VCO4_0}			
49h	7:4	PLL4_0N [3:0]	- 004h	(for more information, se	ee PLL Frequency Planning).			
	3:0	PLL4_0R [8:5]	0006					
4Ah	7:3	PLL4_0R[4:0]	- 000h					
	2:0	PLL4_0Q [5:3]	10h					
4Bh	7:5	PLL4_0Q [2:0]	1011					
	4:2	PLL4_0P [2:0]	010b					
	1:0	VCO4_0_RANGE	00b	f_{VCO4_0} range selection:	00 − f_{VCO4_0} < 125 MHz 01 − 125 MHz ≤ f_{VCO4_0} < 150 MHz 10 − 150 MHz ≤ f_{VCO4_0} < 175 MHz 11 − f_{VCO4_0} ≥ 175 MHz			
4Ch	7:0	PLL4_1N [11:4]	00.41-	PLL4_1 (5): 30-Bit Multip	ier/Divider value for frequency f _{VCO4_1}			
4Dh	7:4	PLL4_1N [3:0]	- 004h	(for more information, se	ee PLL Frequency Planning).			
	3:0	PLL4_1R [8:5]	0006	-				
4Eh	7:3	PLL4_1R[4:0]	- 000h					
	2:0	PLL4_1Q [5:3]	10h					
4Fh	7:5	PLL4_1Q [2:0]	1011					
	4:2	PLL4_1P [2:0]	010b					
	1:0	VCO4_1_RANGE	00b	f _{VCO4_1} range selection:	00 − f_{VCO4_1} < 125 MHz 01 − 125 MHz ≤ f_{VCO4_1} < 150 MHz 10 − 150 MHz ≤ f_{VCO4_1} < 175 MHz 11 − f_{VCO4_1} ≥ 175 MHz			

⁽⁵⁾ PLL settings limits: $16 \le q \le 63$, $0 \le p \le 7$, $0 \le r \le 511$, 0 < N < 4096

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The CDCEx949 device is an easy-to-use high-performance, programmable CMOS clock synthesizer. it can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCEx949 features an on-chip loop filter and Spread-spectrum modulation. Programming can be done through SPI, pin-mode, or using on-chip EEPROM. This section shows some examples of using CDCEx949 in various applications.

10.2 Typical Application

Figure 15 shows the use of the CDCEx949 devices for replacement of crystals and crystal oscillators on a Gigabit Ethernet Switch application.




Figure 15. Crystal and Oscillator Replacement Example

10.2.1 Design Requirements

CDCEx949 supports spread spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular)
- Center spread / down spread (± or –)





Figure 16. Modulation Frequency (fm) and Modulation Amount

10.2.2 Detailed Design Procedure

10.2.2.1 Spread Spectrum Clock (SSC)

Spread spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.



CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%, \pm 0.5, \pm 1%, and \pm 2% SSC

Figure 17. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

10.2.2.2 PLL Frequency Planning

At a given input frequency (f_{IN}) , the output frequency (f_{OUT}) of the CDCEx949 are calculated with Equation 1.

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{N}{M}$$

where

• M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL

The target VCO frequency (f_{VCO}) of each PLL is calculated with Equation 2.

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$



The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

- N
- $P = 4 int(log_2N/M)$; if P < 0 then P = 0
- Q = int(N'/M)
- R = N' M x Q

where

N' = N ×
$$2^{P}$$

N ≥ M;
80 MHz ≤ f_{VCO} ≤ 230 MHz
16 ≤ Q ≤ 63
0 ≤ P ≤ 4
0 ≤ R ≤ 51

Example:

for
$$f_{IN} = 27$$
 MHz; M = 1; N = 4; Pdiv = 2
 $\rightarrow f_{OUT} = 54$ MHz $\rightarrow f_{OUT} = 74.25$ MHz $\rightarrow f_{VCO} = 108$ MHz $\rightarrow f_{VCO} = 148.50$ MHz $\rightarrow P = 4 - int(log_2 4) = 4 - 2 = 2$ $\rightarrow N' = 4 \times 2^2 = 16$ $\rightarrow Q = int(16) = 16$ $\rightarrow Q = int(22) = 22$ $\rightarrow R = 44 - 44 = 0$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

10.2.2.3 Crystal Oscillator Start-Up

When the CDCEx949 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250 µs compared to approximately 10 µs of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.




Figure 18. Crystal Oscillator Start-Up vs PLL Lock Time



10.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling

The frequency for the CDCEx949 is adjusted for media and other applications with the VCXO control input V_{Ctrl}. If a PWM modulated signal is used as a control signal for the VCXO, an external filter is needed.




Figure 19. Frequency Adjustment Using PWM Input to the VCXO Control

10.2.2.5 Unused Inputs and Outputs

If VCXO pulling functionality is not required, V_{Ctrl} should be left floating. All other unused inputs should be set to GND. Unused outputs should be left floating.

If one output block is not used, TI recommends disabling it. However, TI always recommends providing the supply for the second output block even if it is disabled.


10.2.2.6 Switching Between XO and VCXO Mode

When the CDCEx949 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

- 1. While in XO mode, put Vctrl = Vdd/2
- 2. Switch from X0 mode to VCXO mode
- 3. Program the internal capacitors to obtain 0 ppm at the output.

10.2.3 Application Curves


Figure 20, Figure 21, Figure 22, and Figure 23 show CDCEx949 measurements with the SSC feature enabled. Device configuration: 27-MHz input, 27-MHz output.



Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated





11 Power Supply Recommendations

There is no restriction on the power-up sequence. In case the V_{DDOUT} is applied first, TI recommends grounding the V_{DD} . In case the V_{DDOUT} is powered while V_{DD} is floating, there is a risk of high current flowing on the V_{DDOUT} .

The device has a power-up control that is connected to the 1.8-V supply. This keeps the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If there is a 3.3-V V_{DDOUT} available before the 1.8-V, the outputs stay disabled until the 1.8-V supply reaches a certain level.

12 Layout

12.1 Layout Guidelines

When the CDCEx949 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, take care placing the crystal units on the board. Crystals must be placed as close to the device as possible, ensuring that the routing lines from the crystal terminals to XIN and XOUT have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it could be a source of noise coupling.


Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10-pF capacitor.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

Figure 24 shows a conceptual layout detailing recommended placement of power supply bypass capacitors on the basis of CDCEx949. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.



12.2 Layout Example



- Place crystal with associated load caps as close to the chip
- Place series termination resistors at Clock outputs to improve signal integrity
- Place bypass caps close to the device pins, ensure wide freq. range
- Use ferrite beads to isolate the device supply pins from board noise sources

Figure 24. Annotated Layout



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.1.2 Development Support

For development support see the following:

- SMBus
- I²C Bus

13.2 Related Documentation

For related documentation see the following:

VCXO Application Guideline for CDCE(L)9xx Family (SCAA085)

13.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 14. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
CDCE949	CDCE949 Click here		Click here	Click here	Click here	
CDCEL949	Click here	Click here	Click here	Click here	Click here	

13.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.6 Trademarks

TI-DaVinci, OMAP, Pro-Clock, E2E are trademarks of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

Ethernet is a trademark of Xerox Corporation.

All other trademarks are the property of their respective owners.

Copyright © 2007–2016, Texas Instruments Incorporated



13.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCE949PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCE949PWG4	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCE949PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCE949PWRG4	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCEL949PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL949	Samples
CDCEL949PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL949	Samples
CDCEL949PWRG4	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL949	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCE949:

Automotive: CDCE949-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE949PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
CDCEL949PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE949PWR	TSSOP	PW	24	2000	853.0	449.0	35.0
CDCEL949PWR	TSSOP	PW	24	2000	853.0	449.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type Pins		SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
CDCE949PW	PW	TSSOP	24	60	530	10.2	3600	3.5	
CDCE949PWG4	PW	TSSOP	24	60	530	10.2	3600	3.5	
CDCEL949PW	PW	TSSOP	24	60	530	10.2	3600	3.5	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated