



SLOS386A - NOVEMBER 2001 - REVISED APRIL 2007

2-W STEREO AUDIO POWER AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS

FEATURES

- Internal Gain Control, Which Eliminates External Gain-Setting Resistors
- 2-W/Ch Output Power Into 3-Ω Load From 5-V Supply
- Fully Differential Input
- Low Supply Current . . . 6-mA Typical
- Depop Circuitry


APPLICATIONS

 Notebook Computers, PDAs, and Other Portable Audio Devices

DESCRIPTION

The TPA6017A2 is a stereo audio power amplifier in a 20-pin TSSOP thermally enhanced package capable of delivering 2 W of continuous RMS power per channel into 3- Ω loads. Internal gain control minimizes the number of external components needed, simplifying the design, and freeing up board space for other features.

Amplifier gain is internally configured and controlled by way of two terminals (GAIN0 and GAIN1). Gain settings of 6 dB, 10 dB, 15.6 dB, and 21.6 dB (inverting) are provided.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

AVAILABLE OPTIONS

	PACKAGED DEVICET
TA	TSSOP
	(PWP)
-40°C to 85°C	TPA6017A2PWP

[†] The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA6017A2PWPR). For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PWP PACKAGE (TOP VIEW)




NC - No internal connection

Terminal Functions

TERMIN	AL		
NAME	NO.	I/O	DESCRIPTION
BYPASS	10	_	Tap to voltage divider for internal midsupply bias generator
GAIN0	2	I	Bit 0 of gain select
GAIN1	3	I	Bit 1 of gain select
GND	1, 11, 13, 20		Ground
LIN-	5		Left channel negative differential input
LIN+	9	I	Left channel positive differential input
LOUT-	8	0	Left channel negative output
LOUT+	4	0	Left channel positive output
NC	12	_	No connection
PV_{DD}	6, 15	I	Supply voltage terminal
ROUT-	14	0	Right channel negative output
ROUT+	18	0	Right channel positive output
RIN-	17	I	Right channel negative differential input
RIN+	7	I	Right channel positive differential input
SHUTDOWN	19	I	Places IC in shutdown mode when held low
V_{DD}	16	I	Supply voltage terminal

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD}	6 \
Input voltage, V ₁	
Continuous total power dissipation	
Operating free-air temperature range, T _A	–40°C to 85°C
Operating junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
Electrostatic discharge	HBM:2 kV typical, CDM:200 V typical

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ} \mbox{C}$	DERATING FACTOR	T _A = 70°C	T _A = 85°C
PWP	2.7 W [‡]	21.8 mW/°C	1.7 W	1.4 W

[‡] See the Texas Instruments document, PowerPAD™ Thermally Enhanced Package Application Report (literature number SLMA002), for more information on the PowerPAD™ package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD™ on page 33 of the before mentioned document.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		4.5	5.5	V
High-level input voltage, VIH	SHUTDOWN	2		V
Low-level input voltage, V _{IL}	SHUTDOWN		0.8	V
Operating free-air temperature, TA		-40	85	°C

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IVool	Output offset voltage (measured differentially)	$V_{I} = 0$, $A_{V} = -2 \text{ V/V}$			25	mV
PSRR	Power supply rejection ratio	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$		77		dB
шн	High-level input current	$V_{DD} = 5.5 \text{ V},$ $V_{I} = V_{DD}$			1	μА
lill	Low-level input current	$V_{DD} = 5.5 \text{ V},$ $V_{I} = 0 \text{ V}$			1	μА
I _{DD}	Supply current	SHUTDOWN = 2 V		6	10	mA
I _{DD(SD)}	Supply current, shutdown mode	SHUTDOWN = 0.8 V		150	300	μΑ



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

operating characteristics, V_{DD} = 5 V, T_A = 25°C, R_L = 8 Ω , Gain = -2 V/V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
PO	Output power	THD = 1%, $R_L = 4 \Omega$ f = 1 kHz,			1.9		W
THD + N	Total harmonic distortion plus noise	$P_0 = 1 \text{ W},$ f = 20 Hz to 15 I	kHz	C).75%		
ВОМ	Maximum output power bandwidth	THD = 5%			>15		kHz
	Supply ripple rejection ratio	$f = 1 \text{ kHz}, C_B = 0.47 \mu\text{F}$			-68		dB
SNR	Signal-to-noise ratio				105		dB
,,	Nieża a sydnod osaka na	0 0 47 5 6 00 11-1- 00 11- 11- 11- 11-			16		μVRMS
V _n	Noise output voltage	$C_B = 0.47 \mu\text{F}, f = 20 \text{Hz}$ to 20 kHz, No filtering			-96		dBV
Z _I	Input impedance			See	Table 1		

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
TUD.N	Total beautiful distriction above action	vs Output power	1, 4–6, 9–11, 14–16,
THD+N	Total harmonic distortion plus noise	vs Frequency	2, 3, 7, 8, 12, 13
Vn	Output noise voltage	vs Bandwidth	17
	Supply ripple rejection ratio	vs Frequency	18
	Crosstalk	vs Frequency	19
	Shutdown attenuation	vs Frequency	20
SNR	Signal-to-noise ratio	vs Frequency	21
	Closed loop response		22–24
PO	Output power	vs Load resistance	25
5	Barrar d'arte etter	vs Output power	26
PD	Power dissipation	vs Ambient temperature	27

TOTAL HARMONIC DISTORTION PLUS NOISE







Figure 1

TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE






TEXAS INSTRUMENTS www.ti.com


TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE







TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE









TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE



TOTAL HARMONIC DISTORTION PLUS NOISE






RIGHT TO LEFT

Figure 19

1k f – Frequency – Hz

100

TYPICAL CHARACTERISTICS





10k 20k

-120

20

100

1k

f - Frequency - Hz

Figure 20

10k 20k

-120

20

SIGNAL-TO-NOISE RATIO




Figure 21

CLOSED LOOP RESPONSE




Figure 22

CLOSED LOOP RESPONSE 30 180° 25 90° 20 Gain 15 Gain - dB Phase Phase **0**° 10 5 $R_L = 8 \Omega$ $A_V = 15.6 dB$ **-90**° 0 -5 -10 -180° 10 100 1k 10k 100k

Figure 23

f - Frequency - Hz





Figure 24





POWER DISSIPATION vs




Figure 27

THERMAL INFORMATION

The thermally enhanced PWP package is based on the 20-pin TSSOP, but includes a thermal pad (see Figure 28) to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface-mount and power have been mutually exclusive terms. A variety of scaled-down TO-220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, have only two shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a terminal-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PowerPAD™ package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PowerPAD™ package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a patented lead-frame design and manufacturing technique to provide a direct connection to the heat-generating IC. When this pad is soldered or otherwise thermally coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.





Figure 28. Views of Thermally Enhanced PWP Package






NOTE A: A 0.1 μ F ceramic capacitor should be placed as close as possible to the IC. For filtering lower frequency noise signals, a larger electrolytic capacitor of 10 μ F or greater should be placed near the audio power amplifier.

Figure 29. Typical TPA6017A2 Application Circuit Using Single-Ended Inputs





NOTE A: A 0.1 μ F ceramic capacitor should be placed as close as possible to the IC. For filtering lower frequency noise signals, a larger electrolytic capacitor of 10 μ F or greater should be placed near the audio power amplifier.

Figure 30. Typical TPA6017A2 Application Circuit Using Differential Inputs



shutdown modes

The TPA6017A2 employs a shutdown mode of operation designed to reduce supply current, I_{DD} , to the absolute minimum level during periods of nonuse for battery-power conservation. The <u>SHUTDOWN</u> input terminal should be held high during normal operation when the amplifier is in use. Pulling <u>SHUTDOWN</u> low causes the outputs to mute and the amplifier to enter a low-current state, $I_{DD} = 150 \,\mu\text{A}$. <u>SHUTDOWN</u> should never be left unconnected because amplifier operation would be unpredictable.

gain setting via GAIN0 and GAIN1 inputs

The gain of the TPA6017A2 is set by two input terminals, GAIN0 and GAIN1.

INPUT GAIN0 GAIN1 A_{V(inv)} **IMPEDANCE** 0 0 6 dB 90 kΩ 1 10 dB 0 70 kΩ 15.6 dB 1 0 $45 \text{ k}\Omega$ 1 1 21.6 dB 25 kΩ

Table 1. Gain Settings


The gains listed in Table 1 are realized by changing the taps on the input resistors inside the amplifier. This causes the input impedance, $Z_{\rm I}$, to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the actual gain distribution from part-to-part is quite good. However, the input impedance will shift by 30% due to shifts in the actual resistance of the input impedance.

For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 10 k Ω , which is the absolute minimum input impedance of the TPA6017A2. At the higher gain settings, the input impedance could increase to as high as 115 k Ω . The typical input impedance at each gain setting is given in Table 1.

input capacitor, C_I

In the typical application an input capacitor, C_I , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_I and the input impedance of the amplifier, Z_I , form a high-pass filter with the corner frequency determined in equation 1.

$$f_{c(highpass)} = \frac{1}{2\pi Z_I C_I}$$



input capacitor, C_I (continued)

The value of C_I is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where Z_I is 10 k Ω , which is the absolute minimum input impedance of the TPA6017A2, and the specification calls for a flat bass response down to 40 Hz. Equation 2 is reconfigured as equation 2.

$$C_{\parallel} = \frac{1}{2\pi Z_{\parallel} f_{C}} \tag{2}$$

In this example, C_l is $0.40~\mu F$, so one would likely choose a value in the range of $0.47~\mu F$ to $1~\mu F$. A further consideration for this capacitor is the leakage path from the input source through the input network (C_l) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

power supply decoupling, CS

The TPA6017A2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series- resistance (ESR) ceramic capacitor, typically 0.1 μ F placed as close as possible to the device V_{DD} lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the audio power amplifier is recommended.

midrail bypass capacitor, CRYP

The midrail bypass capacitor C_{BYP} , the most critical capacitor serves several important functions. During start-up or recovery from shutdown mode, C_{BYP} determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor, C_{BYP} , values of 0.47 μF to 1 μF ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.



bridged-tied load versus single-ended mode

Figure 31 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA6017A2 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields $4\times$ the output power from the same supply rail and load impedance (see equation 3).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{O(PP)}$$

$$V_{DD}$$

$$V_$$

Figure 31. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an $8-\Omega$ speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power that is a 6-dB improvement — which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 32. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μ F to 1000 μ F) so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 4.

$$f_{C} = \frac{1}{2\pi R_{L} C_{C}} \tag{4}$$



bridged-tied load versus single-ended mode (continued)

For example, a $68-\mu F$ capacitor with an $8-\Omega$ speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 32. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *crest factor and thermal considerations* section.

BTL amplifier efficiency

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD} . The internal voltage drop, multiplied by the RMS value of the supply current, I_{DD} rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 33).




Figure 33. Voltage and Current Waveforms for BTL Amplifiers



BTL amplifier efficiency (continued)

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application, the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform, both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier =
$$\frac{P_L}{P_{SUP}}$$
 (5)

Where:

$$P_L = \frac{V_L \text{rms}^2}{R_I}$$
, and $V_{LRMS} = \frac{V_P}{\sqrt{2}}$, therefore, $P_L = \frac{V_P^2}{2R_I}$

and
$$P_{SUP} = V_{DD}I_{DD}$$
 avg and I_{DD} avg $= \frac{1}{\pi}\int_0^\pi \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} \left[\cos(t)\right]_0^\pi = \frac{2V_P}{\pi R_L}$

Therefore,

$$\mathsf{P}_{\mathsf{SUP}} \; = \; \frac{2 \, \mathsf{V}_{\mathsf{DD}} \, \mathsf{V}_{\mathsf{P}}}{\pi \, \mathsf{R}_{\mathsf{I}}}$$

substituting P_L and P_{SUP} into equation 7,

Efficiency of a BTL amplifier
$$= \frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}$$

Where:

$$V_P = \sqrt{2 P_L R_L}$$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$
 (6)

Table 2 employs equation 8 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

P_L = Power devilered to load
P_{SUP} = Power drawn from power supply
V_{LRMS} = RMS voltage on BTL load
R_L = Load resistance
V_P = Peak voltage on BTL load
I_{DD}avg = Average current drawn from the power supply
V_{DD} = Power supply voltage
η_{BTL} = Efficiency of a BTL amplifier



BTL amplifier efficiency (continued)

Table 2. Efficiency vs Output Power in 5-V 8- Ω BTL Systems

Output Power (W)	Efficiency (%)	Peak Voltage (V)	Internal Dissipation (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47†	0.53

[†] High peak voltages cause the THD to increase.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 6, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

crest factor and thermal considerations

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature, the internal dissipated power at the average output power level must be used. From the TPA6017A2 data sheet, one can see that when the TPA6017A2 is operating from a 5-V supply into a 3- Ω speaker 4-W peaks are available. Converting watts to dB:

$$P_{dB} = 10 Log \frac{P_W}{P_{ref}} = 10 Log \frac{4 W}{1 W} = 6 dB$$
 (7)

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

6 dB - 18 dB = -12 dB (18 dB crest factor)

6 dB - 15 dB = -9 dB (15 dB crest factor)

6 dB - 12 dB = -6 dB (12 dB crest factor)

6 dB - 9 dB = -3 dB (9 dB crest factor)

6 dB - 6 dB = 0 dB (6 dB crest factor)

6 dB - 3 dB = 3 dB (3 dB crest factor)

Converting dB back into watts:

$$P_{W} = 10^{PdB/10} \times P_{ref}$$
 (8)

= 63 mW (18 dB crest factor)

= 125 mW (15 dB crest factor)

= 250 mW (12 dB crest factor)

= 500 mW (9 dB crest factor)

= 1000 mW (6 dB crest factor)

= 2000 mW (3 dB crest factor)



crest factor and thermal considerations (continued)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3 dB crest factor, against 12 dB and 15 dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V, $3-\Omega$ system, the internal dissipation in the TPA6017A2 and maximum ambient temperatures is shown in Table 3.

PEAK OUTPUT POWER POWER DISSIPATION **MAXIMUM AMBIENT AVERAGE OUTPUT POWER** (W/Channel) **TEMPERATURE** (W) 4 2 W (3 dB) 1.7 -3°C 4 1000 mW (6 dB) 1.6 6°C 4 500 mW (9 dB) 1.4 24°C 51°C 4 250 mW (12 dB) 1.1 4 78°C 125 mW (15 dB) 8.0 4 96°C 63 mW (18 dB) 0.6

Table 3. TPA6017A2 Power Rating, 5-V, 3-Ω, Stereo

Table 4. TPA6017A2 Power Rating, 5-V, 8-Ω, Stereo

PEAK OUTPUT POWER	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE
2.5 W	1250 mW (3 dB crest factor)	0.55	100°C
2.5 W	1000 mW (4 dB crest factor)	0.62	94°C
2.5 W	500 mW (7 dB crest factor)	0.59	97°C
2.5 W	250 mW (10 dB crest factor)	0.53	102°C

The maximum dissipated power, $P_{D(max)}$, is reached at a much lower output power level for an 8- Ω load than for a 3- Ω load. As a result, this simple formula for calculating $P_{D(max)}$ may be used for an 8- Ω application:

$$P_{D(max)} = \frac{2V_{DD}^2}{\pi^2 R_I}$$
 (9)

However, in the case of a 3- Ω load, the $P_{D(max)}$ occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the $P_{D(max)}$ formula for a 3- Ω load.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the PWP package is shown in the dissipation rating table. Converting this to Θ_{JA} :

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.022} = 45^{\circ}\text{C/W}$$
 (10)

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated power needs to be doubled for two channel operation. Given Θ_{JA} , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA6017A2 is 150°C. The internal dissipation figures are taken from Figure 26.



crest factor and thermal considerations (continued)

$$T_A Max = T_J Max - \Theta_{JA} P_D$$
 (11)
= 150 - 45(0.6 × 2) = 96°C (18 dB crest factor)

NOTE:

Internal dissipation of 0.6 W is estimated for a 2-W system with 18 dB crest factor per channel.

Tables 3 and 4 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA6017A2 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Tables 3 and 4 were calculated for maximum listening volume without distortion. When the output level is reduced the numbers in the table change significantly. Also, using $8-\Omega$ speakers dramatically increases the thermal performance by increasing amplifier efficiency.

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and terminals 1, 12, 13, and 24. The dimensions of the thermal pad are 2.40 mm × 4.70 mm (maximum). The pad is centered on the bottom of the package.
- E. Falls within JEDEC MO-153





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6017A2PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA6017	Samples
TPA6017A2PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA6017	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6017A2PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6017A2PWPR	HTSSOP	PWP	20	2000	853.0	449.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPA6017A2PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPA6017A2PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPA6017A2PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated