


TPS6281x-Q1 2.75V 至 6V 可调频率降压转换器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 1：
 - 40°C 至 +125°C T_A
- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 输入电压范围：2.75V 至 6V
- 1A、2A、3A 和 4A 系列
- 静态电流 15μA (典型值)
- 输出电压范围为 0.6V 至 5.5V
- 输出电压精度为 ±1% (PWM 操作)
- 可调软启动
- 强制 PWM 或 PWM 和 PFM 操作
- 可调开关频率为 1.8MHz 至 4MHz
- 精密使能输入可实现
 - 用户定义的欠压锁定
 - 准确排序
- 100% 占空比模式
- 有源输出放电
- 扩频时钟 - 可选
- 具有窗口比较器的电源正常输出
- 具有可湿性侧面封装

2 应用

- 信息娱乐系统音响主机
- 混合和可重新配置仪表组
- 远程信息处理控制单元
- 环视 ECU、ADAS 传感器融合
- 外部放大器



简化版原理图

3 说明


TPS6281x-Q1 是引脚对引脚 1A、2A、3A 和 4A 同步降压直流/直流转换器系列器件。所有器件都具有较高的效率且易于使用。TPS6281x-Q1 系列器件基于峰值电流模式控制拓扑。TPS6281x-Q1 专为信息娱乐系统和高级驾驶辅助系统等汽车应用而设计。低阻开关可在高温环境下支持高达 4A 的持续输出电流。用户可通过外部方式在 1.8MHz 至 4MHz 范围内调节开关频率，亦可在该频率范围内将其同步至外部时钟。在 PWM/PFM 模式下，TPS6281x-Q1 会在轻负载情况下自动进入省电模式，从而在整个负载范围内维持高效率。TPS6281x-Q1 可在 PWM 模式下提供 1% 的输出电压精度，这有助于实现具有高输出电压精度的电源设计。通过 SS/TR 引脚，可设置启动时间或跟踪向外部源提供的输出电压。此特性可实现不同电源轨的外部定序并限制启动期间的浪涌电流。

TPS6281x-Q1 采用具有可湿性侧面的 3mm × 2mm VQFN 封装。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
TPS62810-Q1	VQFN	3mm × 2mm
TPS62811-Q1		
TPS62812-Q1		
TPS62813-Q1		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



效率与输出电流间的关系；V_{OUT} = 3.3V；PWM/PFM；f_s = 2.25MHz



Table of Contents

1 特性	1	9.4 Device Functional Modes.....	14
2 应用	1	10 Application and Implementation	17
3 说明	1	10.1 Application Information.....	17
4 Revision History	2	10.2 Typical Application.....	19
5 Device Comparison Table	3	10.3 System Examples.....	30
6 Pin Configuration and Functions	4	11 Power Supply Recommendations	33
7 Specifications	5	12 Layout	34
7.1 Absolute Maximum Ratings	5	12.1 Layout Guidelines.....	34
7.2 ESD Ratings	5	12.2 Layout Example.....	34
7.3 Recommended Operating Conditions	5	13 Device and Documentation Support	35
7.4 Thermal Information	5	13.1 Device Support.....	35
7.5 Electrical Characteristics	6	13.2 Documentation Support.....	35
7.6 Typical Characteristics.....	8	13.3 接收文档更新通知.....	35
8 Parameter Measurement Information	9	13.4 支持资源.....	35
8.1 Schematic.....	9	13.5 Trademarks.....	35
9 Detailed Description	11	13.6 Electrostatic Discharge Caution.....	35
9.1 Overview.....	11	13.7 术语表.....	35
9.2 Functional Block Diagram.....	11	14 Mechanical, Packaging, and Orderable Information	35
9.3 Feature Description.....	12		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision H (April 2021) to Revision I (December 2021)	Page
• Added planned device spins to <i>Device Comparison Table</i>	3
• Added TPS628122A and TPS6281006 fixed voltage versions.....	6
Changes from Revision G (March 2021) to Revision H (April 2021)	Page
• Added device version to <i>Device Comparison Table</i>	3

5 Device Comparison Table

DEVICE NUMBER	OUTPUT CURRENT	V _{out} DISCHARGE	FOLDBACK CURRENT LIMIT	SPREAD SPECTRUM CLOCKING (SSC)	OUTPUT VOLTAGE
TPS62811QWRWYRQ1	1 A	ON	OFF	OFF	adjustable
TPS6281120QWRWYRQ1	1 A	ON	OFF	ON	adjustable
TPS6281126QWRWYRQ1	1 A	ON	OFF	ON	fixed 1.0 V
TPS6281109QWRWYRQ1	1 A	ON	OFF	OFF	fixed 1.15 V
TPS628110AQWRWYRQ1	1 A	ON	OFF	OFF	fixed 1.2 V
TPS628112AQWRWYRQ1	1 A	ON	OFF	ON	fixed 1.2 V
TPS628112MQWRWYRQ1	1 A	ON	OFF	ON	fixed 1.8 V
TPS628113HQWRWYRQ1	1 A	ON	OFF	ON	fixed 3.3 V
TPS62812QWRWYRQ1	2 A	ON	OFF	OFF	adjustable
TPS6281220QWRWYRQ1	2 A	ON	OFF	ON	adjustable
TPS6281240QWRWYRQ1	2 A	OFF	OFF	ON	adjustable
TPS6281206QWRWYRQ1	2 A	ON	OFF	OFF	fixed 1.0 V
TPS6281208QWRWYRQ1	2 A	ON	OFF	OFF	fixed 1.1 V
TPS6281228QWRWYRQ1	2 A	ON	OFF	ON	fixed 1.1 V
TPS628122AQWRWYRQ1	2A	ON	OFF	ON	fixed 1.2 V
TPS628122GQWRWYRQ1	2 A	ON	OFF	ON	fixed 1.5 V
TPS628120MQWRWYRQ1	2 A	ON	OFF	OFF	fixed 1.8 V
TPS62813QWRWYRQ1	3 A	ON	OFF	OFF	adjustable
TPS6281320QWRWYRQ1	3 A	ON	OFF	ON	adjustable
TPS6281326QWRWYRQ1	3 A	ON	OFF	ON	fixed 1.0 V
TPS628132DQWRWYRQ1	3 A	ON	OFF	ON	fixed 1.35 V
TPS628132MQWRWYRQ1	3 A	ON	OFF	ON	fixed 1.8 V
TPS62810QWRWYRQ1	4 A	ON	OFF	OFF	adjustable
TPS6281020QWRWYRQ1	4 A	ON	OFF	ON	adjustable
TPS6281006QWRWYRQ1	4A	ON	OFF	OFF	fixed 1.0 V
TPS6281008QWRWYRQ1	4 A	ON	OFF	OFF	fixed 1.1 V
TPS628100MQWRWYRQ1	4 A	ON	OFF	OFF	fixed 1.8 V

(1) PREVIEW

6 Pin Configuration and Functions




图 6-1. RWY Package 9 Pin (VQFN) Top View

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	8	I	This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB	5	I	Voltage feedback input, connect the resistive output voltage divider to this pin. For the fixed voltage versions, connect the FB pin directly to the output voltage.
GND	4		Ground pin
MODE/SYNC	1	I	The device runs in PFM/PWM mode when this pin is pulled low. If the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can also be used to synchronize the device to an external frequency. See the # 7 for the detailed specification of the digital signal applied to this pin for external synchronization.
COMP/FSET	7	I	Device compensation and frequency set input. A resistor from this pin to GND defines the compensation of the control loop as well as the switching frequency if not externally synchronized. If the pin is tied to GND or VIN, the switching frequency is set to 2.25 MHz. Do not leave this pin unconnected.
PG	9	O	Open drain power good output. Low impedance when not "power good", high impedance when "power good". This pin can be left open or be tied to GND when not used.
SS/TR	6	I	Soft-Start / Tracking pin. A capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing - see the # 9.4.7 section.
SW	3		This is the switch pin of the converter and is connected to the internal Power MOSFETs.
VIN	2		Power supply input. Connect the input capacitor as close as possible between pin VIN and GND.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Pin voltage range ⁽¹⁾	V _{IN}	-0.3	6.5	V
	SW	-0.3	V _{IN} +0.3	V
	SW (transient for less than 10 ns) ⁽²⁾	-3	10	V
	FB	-0.3	4	V
	PG, SS/TR, COMP/FSET	-0.3	V _{IN} +0.3	V
Pin voltage range ⁽¹⁾	EN, MODE/SYNC	-0.3	6.5	V
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) While switching

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Supply voltage range	2.75		6	V
V _{OUT}	Output voltage range	0.6		5.5	V
L	Effective inductance for a switching frequency of 1.8 MHz to 3.5 MHz	0.32	0.47	0.9	μH
L	Effective inductance for a switching frequency of 3.5 MHz to 4 MHz	0.25	0.33	0.9	μH
C _{OUT}	Effective output capacitance for 1A and 2A version ⁽¹⁾	15	22	470	μF
C _{OUT}	Effective output capacitance for 3A and 4A version ⁽¹⁾	27	47	470	μF
C _{IN}	Effective input capacitance ⁽¹⁾	5	10		μF
R _{CF}		4.5		100	kΩ
T _J	Operating junction temperature	-40		+150	°C

- (1) The values given for the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied. Further restrictions may apply. Please see the feature description for COMP/FSET about the output capacitance vs compensation setting and output voltage.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS6281x-Q1	UNIT
		RWY	
		9 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	71.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	37.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	16.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	16.1	°C/W

THERMAL METRIC ⁽¹⁾		TPS6281x-Q1	UNIT
		RWY	
		9 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over operating junction temperature ($T_J = -40\text{ }^{\circ}\text{C}$ to $+150\text{ }^{\circ}\text{C}$) and $V_{IN} = 2.75\text{ V}$ to 6 V . Typical values at $V_{IN} = 5\text{ V}$ and $T_J = 25\text{ }^{\circ}\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _Q	Operating Quiescent Current	EN = high, I _{OUT} = 0 mA, Device not switching, T _J = 125 °C			21	μA
I _Q	Operating Quiescent Current	EN = high, I _{OUT} = 0 mA, Device not switching		15	30	μA
I _{SD}	Shutdown Current	EN = 0 V, at T _J = 125 °C			18	μA
I _{SD}	Shutdown Current	EN = 0 V, Nominal value at T _J = 25 °C, Max value at T _J = 150 °C		1.5	26	μA
V _{UVLO}	Undervoltage Lockout Threshold	Rising Input Voltage	2.5	2.6	2.75	V
		Falling Input Voltage	2.25	2.5	2.6	V
T _{SD}	Thermal Shutdown Temperature	Rising Junction Temperature		170		°C
	Thermal Shutdown Hysteresis			15		
CONTROL (EN, SS/TR, PG, MODE/SYNC)						
V _{IH}	High Level Input Voltage for MODE/SYNC Pin		1.1			V
V _{IL}	Low Level Input Voltage for MODE/SYNC Pin				0.3	V
f _{SYNC}	Frequency Range on MODE/ SYNC Pin for Synchronization	requires a resistor from COMP/FSET to GND, see application section	1.8		4	MHz
	Duty Cycle of Synchronization Signal at MODE/SYNC Pin		20%	50%	80%	
	Time to Lock to External Frequency			50		μs
V _{IH}	Input Threshold Voltage for EN pin; Rising Edge		1.06	1.1	1.15	V
V _{IL}	Input Threshold Voltage for EN pin; Falling Edge		0.96	1.0	1.05	V
I _{LKG}	Input Leakage Current for EN, MODE/SYNC	V _{IH} = V _{IN} or V _{IL} = GND			150	nA
	Resistance from COMP/FSET to GND for Logic Low	internal frequency setting with f = 2.25 MHz	0		2.5	kΩ
	voltage on COMP/FSET for logic high	internal frequency setting with f = 2.25 MHz		V _{IN}		V
V _{TH_PG}	UVP Power Good Threshold Voltage; dc Level	Rising (%V _{FB})	92%	95%	98%	
	UVP Power Good Threshold Voltage; dc Level	Falling (%V _{FB})	87%	90%	93%	
	OVP Power Good Threshold; dc Level	Rising (%V _{FB})	107%	110%	113%	
	OVP Power Good Threshold; dc Level	Falling (%V _{FB})	104%	107%	111%	
	Power Good De-glitch Time	for a high level to low level transition on power good		40		μs
V _{OL_PG}	Power Good Output Low Voltage	I _{PG} = 2 mA		0.07	0.3	V
I _{LKG_PG}	Input Leakage Current (PG)	V _{PG} = 5 V			100	nA
I _{SS/TR}	SS/TR Pin Source Current		2.1	2.5	2.8	μA
	Tracking Gain	V _{FB} / V _{SS/TR} for nominal V _{FB} = 0.6 V		1		



over operating junction temperature ($T_J = -40\text{ }^{\circ}\text{C}$ to $+150\text{ }^{\circ}\text{C}$) and $V_{IN} = 2.75\text{ V}$ to 6 V . Typical values at $V_{IN} = 5\text{ V}$ and $T_J = 25\text{ }^{\circ}\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Tracking Offset	feedback voltage with $V_{SS/TR} = 0\text{ V}$ for nominal $V_{FB} = 0.6\text{ V}$		17			mV
POWER SWITCH							
$R_{DS(ON)}$	High-Side MOSFET ON-Resistance	$V_{IN} \geq 5\text{ V}$		37	60		m Ω
$R_{DS(ON)}$	Low-Side MOSFET ON-Resistance	$V_{IN} \geq 5\text{ V}$		15	35		m Ω
	High-Side MOSFET leakage current	$V_{IN} = 6\text{ V}$; $V(SW) = 0\text{ V}$			30		μA
	Low-Side MOSFET leakage current	$V(SW) = 6\text{ V}$			55		μA
	SW leakage	$V(SW) = 0.6\text{ V}$; current into SW pin		-0.025		30	μA
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62810; $V_{IN} = 3\text{ V}$ to 6 V		4.8	5.6	6.55	A
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62813; $V_{IN} = 3\text{V}$ to 6 V		3.9	4.5	5.25	A
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62812; $V_{IN} = 3\text{V}$ to 6 V		2.8	3.4	4.2	A
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62811; $V_{IN} = 3\text{V}$ to 6 V		2.0	2.6	3.25	A
I_{LIMNEG}	Negative Valley Current Limit	dc value		-1.8			A
f_S	PWM Switching Frequency Range			1.8	2.25	4	MHz
f_S	PWM Switching Frequency	with COMP/FSET tied to VIN or GND		2.025	2.25	2.475	MHz
	PWM Switching Frequency Tolerance	using a resistor from COMP/FSET to GND, $f_S = 1.8\text{ MHz}$ to 4 MHz		-19%		18%	
$t_{on,min}$	Minimum on-time of HS FET	$T_J = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{IN} = 3.3\text{ V}$		50	75		ns
$t_{on,min}$	Minimum on-time of LS FET	$V_{IN} = 3.3\text{ V}$		30			ns
OUTPUT							
V_{FB}	Feedback Voltage	adjustable output voltage versions		0.6			V
V_{FB}	Feedback Voltage	fixed output voltage TPS6281206, TPS6281126, TPS6281326, TPS6281006		1.0			V
V_{FB}	Feedback Voltage	fixed output voltage TPS6281208, TPS6281008, TPS6281228		1.1			V
V_{FB}	Feedback Voltage	fixed output voltage TPS6281109		1.15			V
V_{FB}	Feedback Voltage	fixed output voltage TPS628110A, TPS628112A, TPS628122A		1.2			V
V_{FB}	Feedback Voltage	fixed output voltage TPS628132D		1.35			V
V_{FB}	Feedback Voltage	fixed output voltage TPS628122G		1.5			V
V_{FB}	Feedback Voltage	fixed output voltage TPS628112M, TPS628120M, TPS628132D, TPS628100M, TPS628132M		1.8			V
V_{FB}	Feedback VoltageVoltage	fixed output voltage TPS628113H		3.3			V
I_{LKG_FB}	FB Input Leakage Current for Adjustable Voltage Versions	$V_{FB} = 0.6\text{ V}$		1	70		nA
I_{LKG_FB}	FB Input Current for Fixed Voltage Versions	V_{FB} voltage at target output voltage		1			μA
V_{FB}	Feedback Voltage Accuracy for Adjustable Voltage Versions	$V_{IN} \geq V_{OUT} + 1\text{ V}$	PWM mode	-1%		1%	

over operating junction temperature ($T_J = -40\text{ }^{\circ}\text{C}$ to $+150\text{ }^{\circ}\text{C}$) and $V_{IN} = 2.75\text{ V}$ to 6 V . Typical values at $V_{IN} = 5\text{ V}$ and $T_J = 25\text{ }^{\circ}\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{FB}	Feedback Voltage Accuracy for Fixed Voltage Versions	$V_{IN} \geq V_{OUT} + 1\text{ V}$	PWM mode, $T_J = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$	-1%		1%	
V_{FB}	Feedback Voltage Accuracy for Fixed Voltage Versions	$V_{IN} \geq V_{OUT} + 1\text{ V}$	PWM mode	-1%		1.3%	
V_{FB}	Feedback Voltage Accuracy	$V_{IN} \geq V_{OUT} + 1\text{ V};$ $V_{OUT} \geq 1.5\text{ V}$	PFM mode; $C_{o,eff} \geq 22\text{ }\mu\text{F},$ $L = 0.47\text{ }\mu\text{H}$	-1%		2%	
V_{FB}	Feedback Voltage Accuracy	$1\text{ V} \leq V_{OUT} < 1.5\text{ V}$	PFM mode; $C_{o,eff} \geq 47\text{ }\mu\text{F},$ $L = 0.47\text{ }\mu\text{H}$	-1%		2.5%	
V_{FB}	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \geq V_{OUT} + 1\text{ V};$ $V_{SS/TR} = 0.3\text{ V}$	PWM mode	-1%		7%	
	Load Regulation	PWM mode operation			0.05		%/A
	Line Regulation	PWM mode operation, $I_{OUT} = 1\text{ A}, V_{IN} \geq V_{OUT} + 1\text{ V}$			0.02		%/V
	Output Discharge Resistance					50	Ω
t_{delay}	Start-up Delay Time	$I_{OUT} = 0\text{ mA}$, Time from EN=high to start switching; V_{IN} applied already		135	250	470	μs
t_{ramp}	Ramp time; SS/TR Pin Open	$I_{OUT} = 0\text{ mA}$, Time from first switching pulse until 95% of nominal output voltage; device not in current limit		100	150	200	μs

7.6 Typical Characteristics



8 Parameter Measurement Information

8.1 Schematic




图 8-1. Measurement Setup for TPS62810-Q1 and TPS62813-Q1

表 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPS62810-Q1 or TPS62813-Q1	Texas Instruments
L	0.47 μH inductor; XEL4030-471MEB	Coilcraft
C _{IN}	22 μF / 10 V; GCM31CR71A226KE02L	Murata
C _{OUT}	2 x 22 μF / 10 V; GCM31CR71A226KE02L + 1 x 10 μF 6.3 V; GCM188D70J106ME36	Murata
C _{SS}	4.7 nF (equal to 1-ms start-up ramp)	Any
R _{CF}	8.06 kΩ	Any
C _{FF}	10 pF	Any
R ₁	Depending on V _{OUT}	Any
R ₂	Depending on V _{OUT}	Any
R ₃	100 kΩ	Any

(1) See the [Third-party Products Disclaimer](#).




图 8-2. Measurement Setup for TPS62812-Q1 and TPS62811-Q1

表 8-2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPS62812-Q1 or TPS62811-Q1	Texas Instruments
L	0.56- μ H inductor; XEL4020-561MEB	Coilcraft
C _{IN}	22 μ F / 10 V; GCM31CR71A226KE02L	Murata
C _{OUT}	1 x 22 μ F / 10 V; GCM31CR71A226KE02L + 1 x 10 μ F 6.3 V; GCM188D70J106ME36	Murata
C _{SS}	4.7 nF (equal to 1-ms start-up ramp)	Any
R _{CF}	8.06 k Ω	Any
C _{FF}	10 pF	Any
R ₁	Depending on V _{OUT}	Any
R ₂	Depending on V _{OUT}	Any
R ₃	100 k Ω	Any


9 Detailed Description

9.1 Overview

The TPS6281x-Q1 synchronous switch mode DC/DC converters are based on a peak current mode control topology. The control loop is internally compensated. To optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with TPS6281x-Q1, one of three internal compensation settings can be selected. See [§ 9.3.2](#). The compensation setting is selected either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low ESR ceramic output capacitors. The device can be operated without a feedforward capacitor on the output voltage divider, however, using a typically 10-pF feedforward capacitor improves transient response.

The devices support forced fixed frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as either 2.25 MHz internally fixed when COMP/FSET is tied to GND or VIN, or in a range of 1.8 MHz to 4 MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no need for additional passive components. External synchronization is only possible if a resistor from COMP/FSET to GND is used. If COMP/FSET is directly tied to GND or VIN, the TPS6281x-Q1 cannot be synchronized externally. An internal PLL allows to change from internal clock to external clock during operation. The synchronization to the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This allows a roughly 180° phase shift when the SW pin is used to generate the synchronization signal for a second converter. When the MODE pin is set to a logic low level, the device operates in power save mode (PFM) at low output current and automatically transfers to fixed frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Precise Enable

The voltage applied at the Enable pin of the TPS6281x-Q1 is compared to a fixed threshold of 1.1 V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS6281x-Q1 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 1 µA. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

9.3.2 COMP/FSET

This pin allows to set two different parameters independently:

- Internal compensation settings for the control loop
- The switching frequency in PWM mode from 1.8 MHz to 4 MHz

A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change in compensation allows you to adapt the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is sampled at start-up of the converter, so a change in the resistor during operation only has an effect on the switching frequency but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency / compensation. Do not leave the pin floating.

The switching frequency has to be selected based on the input voltage and the output voltage to meet the specifications for the minimum on-time and minimum off-time.

For example: $V_{IN} = 5\text{ V}$, $V_{OUT} = 1\text{ V}$ --> duty cycle (DC) = $1\text{ V} / 5\text{ V} = 0.2$

- with $t_{on} = DC \times T$ --> $t_{on,min} = 1 / f_{s,max} \times DC$
- --> $f_{s,max} = 1 / t_{on,min} \times DC = 1 / 0.075\text{ }\mu\text{s} \cdot 0.2 = 2.67\text{ MHz}$

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in [表 9-1](#) and [表 9-2](#), up to the maximum of 470 µF in all of the three compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output can lead to instability.

The switching frequency for the different compensation setting is determined by the following equations.

For compensation (comp) setting 1:

$$R_{CF}(k\Omega) = \frac{18\text{MHz} \cdot k\Omega}{f_s(\text{MHz})} \quad (1)$$

For compensation (comp) setting 2:

$$R_{CF}(k\Omega) = \frac{60MHz \cdot k\Omega}{f_s(MHz)} \quad (2)$$

For compensation (comp) setting 3:

$$R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_s(MHz)} \quad (3)$$

表 9-1. Switching Frequency and Compensation for TPS62810-Q1 (4 A) and TPS62813-Q1 (3 A)

COMPENSATION	R _{CF}	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} < 1 V	MINIMUM OUTPUT CAPACITANCE FOR 1 V ≤ V _{OUT} < 3.3 V	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} ≥ 3.3 V
for smallest output capacitance (comp setting 1)	10 kΩ ... 4.5 kΩ	1.8 MHz (10 kΩ) ... 4 MHz (4.5 kΩ) according to 方程式 1	53 μF	32 μF	27 μF
for medium output capacitance (comp setting 2)	33 kΩ ... 15 kΩ	1.8 MHz (33 kΩ) ... 4 MHz (15 kΩ) according to 方程式 2	100 μF	60 μF	50 μF
for large output capacitance (comp setting 3)	100 kΩ ... 45 kΩ	1.8 MHz (100 kΩ) ... 4 MHz (45 kΩ) according to 方程式 3	200 μF	120 μF	100 μF
for smallest output capacitance (comp setting 1)	tied to GND	internally fixed 2.25 MHz	53 μF	32 μF	27 μF
for large output capacitance (comp setting 3)	tied to V _{IN}	internally fixed 2.25 MHz	200 μF	120 μF	100 μF

表 9-2. Switching Frequency and Compensation for TPS62812-Q1 (2 A) and TPS62811-Q1 (1 A)

COMPENSATION	R _{CF}	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} < 1 V	MINIMUM OUTPUT CAPACITANCE FOR 1 V ≤ V _{OUT} < 3.3 V	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} ≥ 3.3 V
for smallest output capacitance (comp setting 1)	10 kΩ ... 4.5 kΩ	1.8 MHz (10 kΩ) ... 4 MHz (4.5 kΩ) according to 方程式 1	30 μF	18 μF	15 μF
for medium output capacitance (comp setting 2)	33 kΩ ... 15 kΩ	1.8 MHz (33 kΩ) ... 4 MHz (15 kΩ) according to 方程式 2	60 μF	36 μF	30 μF
for large output capacitance (comp setting 3)	100 kΩ ... 45 kΩ	1.8MHz (100 kΩ) ... 4 MHz (45 kΩ) according to 方程式 3	130 μF	80 μF	68 μF
for smallest output capacitance (comp setting 1)	tied to GND	internally fixed 2.25 MHz	30 μF	18 μF	15 μF
for large output capacitance (comp setting 3)	tied to V _{IN}	internally fixed 2.25 MHz	130 μF	80 μF	68 μF

Refer to 节 10.1.3.2 for further details on the output capacitance required depending on the output voltage.

A too high resistor value for R_{CF} is decoded as "tied to V_{IN}", a value below the lowest range is decoded as "tied to GND". The minimum output capacitance in 表 9-1 and 表 9-2 is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required. All values are effective capacitance, including all tolerances, aging, dc bias effect, and so forth.

9.3.3 MODE / SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin allows to force PWM mode when set high. The pin also allows you to apply an external

clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. Similar to COMP/FSET, the specifications for the minimum on-time and minimum off-time have to be taken into account when setting the external frequency. For use with external synchronization on the MODE/SYNC pin, the internal switching frequency must be set by R_{CF} to a similar value than the externally applied clock. This ensures a fast settling to the external clock and, if the external clock fails, the switching frequency stays in the same range and the compensation settings are still valid. When there is no resistor from COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible.

9.3.4 Spread Spectrum Clocking (SSC)

For device versions with SSC enabled, the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288 kHz above the nominal switching frequency. When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, the TPS6281x-Q1 follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

9.3.5 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

9.3.6 Power Good Output (PG)

Power good is an open-drain output driven by a window comparator. PG is held low when the device is disabled, in undervoltage lockout, and in thermal shutdown. When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

表 9-3. PG Status

EN	DEVICE STATUS	PG STATE
X	$V_{IN} < 2\text{ V}$	undefined
low	$V_{IN} \geq 2\text{ V}$	low
high	$2\text{ V} \leq V_{IN} \leq \text{UVLO}$ OR in thermal shutdown OR V_{OUT} not in regulation	low
high	V_{OUT} in regulation	high impedance

9.3.7 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases by the hysteresis amount of typically 15°C, the converter resumes normal operation, beginning with soft start. During a PFM pause, the thermal shutdown is not active. After a PFM pause, the device needs up to 9 μs to detect a too high junction temperature. If the PFM burst is shorter than this delay, the device does not detect a too high junction temperature.

9.4 Device Functional Modes

9.4.1 Pulse Width Modulation (PWM) Operation

TPS6281x-Q1 has two operating modes: Forced PWM mode (discussed in this section) and PWM/PFM (discussed in [# 9.4.2](#)).

With the MODE/SYNC pin set to high, the TPS6281x-Q1 operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or by an external clock signal applied to the MODE/SYNC pin. With an external clock is applied to MODE/SYNC, the TPS6281x-Q1 follows the frequency applied to the pin. To maintain regulation, the frequency needs to be in a range the TPS6281x-Q1 can operate at, taking the minimum on-time into account.

9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the PFM threshold of about 1.2 A. When the peak inductor current

drops below the PFM threshold, the device starts to skip switching pulses. In power save mode, the switching frequency decreases with the load current maintaining high efficiency.

9.4.3 100% Duty-Cycle Operation

The duty cycle of a buck converter operated in PWM mode is given as $D = V_{OUT} / V_{IN}$. The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 30 ns is reached, the TPS6281x-Q1 skips switching cycles while it approaches 100% mode. In 100% mode, it keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low-side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high-side switch plus the series resistance of the inductor and the load current.

9.4.4 Current Limit and Short Circuit Protection

The TPS6281x-Q1 is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIMH} , the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side switch turns on again only if the current in the low-side switch has decreased below the low-side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD} \quad (4)$$

where

- I_{LIMH} is the static current limit as specified in the electrical characteristics
- L is the effective inductance at the peak current
- V_L is the voltage across the inductor ($V_{IN} - V_{OUT}$)
- t_{PD} is the internal propagation delay of typically 50 ns

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns \quad (5)$$

9.4.5 Foldback Current Limit and Short Circuit Protection

This is valid for devices where foldback current limit is enabled.

When the device detects current limit for more than 1024 subsequent switching cycles, it reduces the current limit from its nominal value to typically 1.8 A. Foldback current limit is left when the current limit indication goes away. For the case that device operation continues in current limit, it would, after 3072 switching cycles, try again full current limit for again 1024 switching cycles.

9.4.6 Output Discharge

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once TPS6281x-Q1 has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a current limit or foldback current limit event.

9.4.7 Soft Start / Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after

a delay of about 200 μs then the internal reference and hence V_{OUT} rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin un-connected provides the fastest startup ramp with 150 μs typically. A capacitor connected from SS/TR to GND is charged with 2.5 μA by an internal current source during soft start until it reaches the reference voltage of 0.6 V. The capacitance required to set a certain ramp-time (t_{ramp}) therefore is:

$$C_{\text{SS}}[\text{nF}] = \frac{2.5\mu\text{A} \cdot t_{\text{ramp}}[\text{ms}]}{0.6\text{V}} \quad (6)$$

If the device is set to shutdown ($\text{EN} = \text{GND}$), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin must not be connected to the SS/TR pin of other devices. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6 V). It is recommended to set the target for the external voltage on SS/TR slightly above the feedback voltage. Given the tolerances of the resistor divider R_5 and R_6 on SS/TR, this ensures the device "switches" to the internal reference voltage when the power-up sequencing is finished. See [Figure 10-58](#).

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Programming the Output Voltage

The output voltage of the TPS6281x-Q1 is adjustable. It can be programmed for output voltages from 0.6 V to 5.5 V using a resistor divider from V_{OUT} to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from [方程式 7](#). It is recommended to choose resistor values which allow a current of at least 2 µA, meaning the value of R₂ must not exceed 400 kΩ. Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (7)$$

10.1.2 External Component Selection

10.1.2.1 Inductor Selection

The TPS6281x-Q1 is designed for a nominal 0.47-µH inductor with a switching frequency of typically 2.25 MHz. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 0.47 µH cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance must be changed accordingly. See [Recommended Operating Conditions](#) for details.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point, and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). [方程式 8](#) calculates the maximum inductor current.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2} \quad (8)$$

$$\Delta I_{L(max)} = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}{L \min} \cdot \frac{1}{f_{SW}} \quad (9)$$

where

- I_{L(max)} is the maximum inductor current
- ΔI_{L(max)} is the peak-to-peak inductor ripple current
- Lmin is the minimum inductance at the operating point

表 10-1. Typical Inductors

TYPE	INDUCTANCE [µH]	CURRENT [A] (1)	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [LxBxH] mm	MANUFACTURER ⁽²⁾
XFL4015-471ME	0.47 µH, ±20%	3.5	TPS62813-Q1 / 12-Q1	2.25 MHz	4 x 4 x 1.6	Coilcraft
XEL4020-561ME	0.56 µH, ±20%	9.9	TPS62810-Q1 / 13-Q1 / 12-Q1	2.25 MHz	4 x 4 x 2.1	Coilcraft

表 10-1. Typical Inductors (continued)

TYPE	INDUCTANCE [μH]	CURRENT [A] (1)	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [LxBxH] mm	MANUFACTURER(2)
XEL4030-471ME	0.47 μH, ±20%	12.3	TPS62810-Q1 / 13-Q1 / 12-Q1	2.25 MHz	4 x 4 x 3.1	Coilcraft
XEL3515-561ME	0.56 μH, ±20%	4.5	TPS62813-Q1 / 12-Q1	2.25 MHz	3.5 x 3.2 x 1.5	Coilcraft
XFL3012-331MEB	0.33 μH, ±20%	2.6	TPS62811-Q1 / 12-Q1	≥ 3.5 MHz	3 x 3 x 1.3	Coilcraft
XPL2010-681ML	0.68 μH, ±20%	1.5	TPS62811-Q1	2.25 MHz	2 x 1.9 x 1	Coilcraft
DFE252012PD-R47M	0.47 μH, ±20%	see data sheet	TPS62813-Q1 / 12-Q1 / 11-Q1	2.25 MHz	2.5 x 2 x 1.2	Murata

(1) Lower of I_{RMS} at 20°C rise or I_{SAT} at 20% drop.

(2) See the [Third-party Products Disclaimer](#).

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

10.1.3 Capacitor Selection

10.1.3.1 Input Capacitor

For most applications, 22 μF nominal is sufficient and is recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins.

10.1.3.2 Output Capacitor

The architecture of the TPS6281x-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use dielectric X7R, X7T, or an equivalent. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is 470 μF in any of the compensation settings.

The minimum capacitance required on the output depends on the compensation setting as well as on the current rating of the device. TPS62810-Q1 and TPS62813-Q1 require a minimum output capacitance of 27 μF while the lower current versions TPS62812-Q1 and TPS62811-Q1 require 15 μF at minimum. The required output capacitance also changes with the output voltage.

For output voltages below 1 V, the minimum increases linearly from 32 μF at 1 V to 53 μF at 0.6 V for the TPS62810-Q1, the TPS62813-Q1 with the compensation setting for smallest output capacitance. Other compensation ranges, ranges for TPS62811-Q1 and TPS62812-Q1, or both are equivalent. See [表 9-1](#) and [表 9-2](#) for details.

10.2 Typical Application




图 10-1. Typical Application

10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

10.2.2 Detailed Design Procedure

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (10)$$

With $V_{FB} = 0.6 \text{ V}$:

表 10-2. Setting the Output Voltage

NOMINAL OUTPUT VOLTAGE V_{OUT}	R_1	R_2	C_{FF}	EXACT OUTPUT VOLTAGE
0.8 V	16.9 kΩ	51 kΩ	10 pF	0.7988 V
1.0 V	20 kΩ	30 kΩ	10 pF	1.0 V
1.1 V	39.2 kΩ	47 kΩ	10 pF	1.101 V
1.2 V	68 kΩ	68 kΩ	10 pF	1.2 V
1.5 V	76.8 kΩ	51 kΩ	10 pF	1.5 V
1.8 V	80.6 kΩ	40.2 kΩ	10 pF	1.803 V
2.5 V	47.5 kΩ	15 kΩ	10 pF	2.5 V
3.3 V	88.7 kΩ	19.6 kΩ	10 pF	3.315 V

10.2.3 Application Curves

All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless otherwise noted. The BOM is according to 表 8-1.




图 10-2. Efficiency versus Output Current




图 10-3. Efficiency versus Output Current




图 10-4. Efficiency versus Output Current




图 10-5. Efficiency versus Output Current




图 10-6. Efficiency versus Output Current




图 10-7. Efficiency versus Output Current




图 10-8. Efficiency versus Output Current




图 10-9. Efficiency versus Output Current




图 10-10. Efficiency versus Output Current




图 10-11. Efficiency versus Output Current




图 10-12. Output Voltage versus Output Current




图 10-13. Output Voltage versus Output Current




图 10-14. Output Voltage versus Output Current




图 10-15. Output Voltage versus Output Current




图 10-16. Output Voltage versus Output Current




图 10-17. Output Voltage versus Output Current




图 10-18. Output Voltage versus Output Current




图 10-19. Output Voltage versus Output Current




图 10-20. Output Voltage versus Output Current




图 10-21. Output Voltage versus Output Current




图 10-22. Load Transient Response




图 10-23. Load Transient Response




图 10-24. Load Transient Response






图 10-25. Load Transient Response




$V_{OUT} = 1.2\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

图 10-26. Load Transient Response




$V_{OUT} = 1.2\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

图 10-27. Load Transient Response




$V_{OUT} = 1.0\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

图 10-28. Load Transient Response




$V_{OUT} = 1.0\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

图 10-29. Load Transient Response




$V_{OUT} = 0.6\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $V_{IN} = 3.3\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

图 10-30. Load Transient Response




$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $V_{IN} = 3.3\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

图 10-31. Load Transient Response




$V_{OUT} = 3.3\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-32. Line Transient Response




$V_{OUT} = 3.3\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-33. Line Transient Response




$V_{OUT} = 1.8\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-34. Line Transient Response




$V_{OUT} = 1.8\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-35. Line Transient Response




$V_{OUT} = 1.2\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-36. Line Transient Response




$V_{OUT} = 1.2\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-37. Line Transient Response




$V_{OUT} = 1.0\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-38. Line Transient Response




$V_{OUT} = 1.0\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

图 10-39. Line Transient Response




$V_{OUT} = 0.6\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 3.0\text{ V to } 3.6\text{ V to } 3.0\text{ V}$

图 10-40. Line Transient Response




$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 3.0\text{ V to } 3.6\text{ V to } 3.0\text{ V}$

图 10-41. Line Transient Response



$V_{OUT} = 3.3\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

图 10-42. Output Voltage Ripple



$V_{OUT} = 3.3\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

图 10-43. Output Voltage Ripple




图 10-44. Output Voltage Ripple




图 10-45. Output Voltage Ripple




图 10-46. Output Voltage Ripple




图 10-47. Output Voltage Ripple




图 10-48. Output Voltage Ripple






图 10-49. Output Voltage Ripple




$V_{OUT} = 0.6\text{ V}$ PFM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 3.3\text{ V}$ BW = 20 MHz

图 10-50. Output Voltage Ripple




$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 3.3\text{ V}$ BW = 20 MHz

图 10-51. Output Voltage Ripple




$V_{OUT} = 3.3\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5\text{ V}$ $C_{SS} = 4.7\text{ nF}$

图 10-52. Start-Up Timing




$V_{OUT} = 1.8\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5\text{ V}$ $C_{SS} = 4.7\text{ nF}$

图 10-53. Start-Up Timing




$V_{OUT} = 1.2\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5\text{ V}$ $C_{SS} = 4.7\text{ nF}$

图 10-54. Start-Up Timing



$V_{OUT} = 1.0\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5\text{ V}$ $C_{SS} = 4.7\text{ nF}$

图 10-55. Start-Up Timing



$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 3.3\text{ V}$ $C_{SS} = 4.7\text{ nF}$

图 10-56. Start-up Timing

10.3 System Examples

10.3.1 Fixed Output Voltage Versions

Versions with an internally fixed output voltage allow you to remove the external feedback voltage divider. This not only allows you to reduce the total solution size but also provides higher accuracy as there is no additional error caused by the external resistor divider. The FB pin needs to be tied to the output voltage directly as shown in [Figure 10-57](#). Independent of that, the application shown runs with an internally defined switching frequency of 2.25 MHz by connecting COMP/FSET to GND.




图 10-57. Schematic for Fixed Output Voltage Versions

10.3.2 Voltage Tracking

The TPS6281x-Q1 follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6 V ramps the output voltage according to the 0.6 V feedback voltage.

Tracking the 3.3 V of device 1, such that both rails reach their target voltage at the same time, requires a resistor divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5 μ A on the SS/TR pin causes an offset voltage on the resistor divider formed by R_5 and R_6 . The equivalent resistance of $R_5 \parallel R_6$, so it must be kept below 15 k Ω . The current from SS/TR causes a slightly higher voltage across R_6 than 0.6 V, which is desired because device 2 switches to its internal reference as soon as the voltage at SS/TR is higher than 0.6 V.

In case both devices need to run in forced PWM mode, it is recommended to tie the MODE pin of device 2 to the output voltage or the power good signal of device 1, the master device. The TPS6281x-Q1 has a duty cycle limitation defined by the minimum on-time. For tracking down to low output voltages, device 2 cannot follow once the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress allows you to ramp down the output voltage close to 0 V.




图 10-58. Schematic for Output Voltage Tracking




图 10-59. Scope Plot for Output Voltage Tracking

10.3.3 Synchronizing to an External Clock

The TPS6281x-Q1 can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no need for any additional circuitry as long as the input signal meets the requirements given in the electrical specifications. The clock can be applied / removed during operation, allowing you to switch from an externally-defined fixed frequency to power-save mode or to internal fixed frequency operation. The value of the R_{CF} resistor must be chosen so that the internally defined frequency and the externally applied frequency are close to each other. This ensures a smooth transition from internal to external frequency and vice versa.




图 10-60. Schematic Using External Synchronization




图 10-61. Switching from External Synchronization to Power-Save Mode (PFM)




图 10-62. Switching from External Synchronization to Internal Fixed Frequency

11 Power Supply Recommendations

The TPS6281x-Q1 device family has no special requirements for its input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPS6281x-Q1.

12 Layout

12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS6281x-Q1 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses increased EMI radiation and noise sensitivity.

See [# 12.2](#) for the recommended layout of the TPS6281x-Q1, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.

Provide low inductive and resistive paths for loops with high di/dt . Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt . Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops that conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB need to be connected with short wires and not nearby high dv/dt signals (for example SW). Since they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R_1 and R_2 , must be kept close to the IC and connect directly to those pins and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help spread the heat into the pcb.

The recommended layout is implemented on the EVM and shown in the [TPS62810EVM-015 Evaluation Module User's Guide](#).

12.2 Layout Example




图 12-1. Example Layout

13 Device and Documentation Support

13.1 Device Support

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, [TPS62810EVM-015 Evaluation Module](#), SLVUBG0

13.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

13.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




RWY0009A

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


www.ti.com

EXAMPLE BOARD LAYOUT


RWY0009A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



NON SOLDER MASK
DEFINED

SOLDER MASK DETAIL

4224015/B 01/2018


NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

RWY0009A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
PADS 1, 5, 7 & 8:
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 25X

4224015/B 01/2018

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6281006QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81006Q	Samples
TPS6281008QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81008Q	Samples
TPS628100MQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8100MQ	Samples
TPS6281020QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81020Q	Samples
TPS62810QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	810Q	Samples
TPS6281109QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81109Q	Samples
TPS628110AQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8110AQ	Samples
TPS6281120QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81120Q	Samples
TPS6281126QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81126Q	Samples
TPS628112AQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8112AQ	Samples
TPS628112MQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8112MQ	Samples
TPS628113HQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8113HQ	Samples
TPS62811QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	811Q	Samples
TPS6281206QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81206Q	Samples
TPS6281208QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81208Q	Samples
TPS628120MQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8120MQ	Samples
TPS6281220QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81220Q	Samples
TPS6281228QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81228Q	Samples
TPS628122AQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8122AQ	Samples
TPS628122GQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8122GQ	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6281240QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81240Q	Samples
TPS62812QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	812Q	Samples
TPS6281320QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	81320Q	Samples
TPS6281326QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 120	81326Q	Samples
TPS628132DQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8132DQ	Samples
TPS628132MQWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	8132MQ	Samples
TPS62813QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	813Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6281006QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281008QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628100MQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281020QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS62810QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281109QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628110AQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281120QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281126QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628112AQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628112MQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
1	HR											
TPS628113HQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS62811QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281206QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281208QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628120MQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281220QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281228QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628122AQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628122GQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281240QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS62812QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281320QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281326QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628132DQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS628132MQWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS62813QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6281006QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281008QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628100MQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281020QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS62810QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281109QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628110AQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281120QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281126QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628112AQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628112MQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628113HQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS62811QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281206QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281208QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628120MQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281220QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281228QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628122AQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628122GQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6281240QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS62812QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281320QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS6281326QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628132DQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS628132MQWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0
TPS62813QWRWYRQ1	VQFN-HR	RWY	9	3000	213.0	191.0	35.0

GENERIC PACKAGE VIEW


RWY 9

VQFN-HR - 1 mm max height

2 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226729/A


RWY0009A



PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4224015/B 01/2018


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


RWY0009A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



SOLDER MASK DETAIL

4224015/B 01/2018

NOTES: (continued)


3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RWY0009A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
PADS 1, 5, 7 & 8:
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 25X

4224015/B 01/2018

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

RWY0009C

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4226803/A 05/2021


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


RWY0009C

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



SOLDER MASK DETAIL

4226803/A 05/2021


NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

RWY0009C

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
PADS 1, 5, 7 & 8:
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 25X

4226803/A 05/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司