

具有精密内部基准的 DACx0501 16/14/12 位 1LSB INL 电压输出 DAC

1 特性

- 16 位性能: 1LSB INL 和 DNL (最大值)
- 低毛刺脉冲能量: 4nV·s
- 宽电源电压范围: 2.7V 至 5.5V
- 缓冲输出范围: 5V、2.5V 或 1.25V
- 极低功耗: 1mA (5.5V)
- 集成 5ppm/°C (最大值)、2.5V 精密基准
- 引脚可选串行接口:
 - 3 线制, 兼容 SPI, 高达 50MHz
 - 两线制, 兼容 I²C
- 上电复位: 零电平或中间电平
- VDD = 5.5V 时的 VIH 为 1.62V
- 温度范围: -40°C 至 +125°C
- 封装: 小型 8 引脚 WSON 和 10 引脚 VSSOP

2 应用

- 示波器 (DSO)
- 半导体测试
- 数据采集 (DAQ)
- LCD 测试
- 小型蜂窝基站
- 模拟输出模块
- 过程分析 (pH、气体、浓度、力和湿度)
- 直流电源、交流电源、电子负载

3 说明

DAC80501、DAC70501 和 DAC60501 (DACx0501) 数模转换器 (DAC) 分别为 16 位、14 位和 12 位的高精度、低功耗、电压输出器件。DACx0501 按设计要求具有单调性, 并可提供低于 1LSB 的线性度。这些器件包括一个 2.5V、5ppm/°C 内部基准, 可提供 1.25V、2.5V 或 5V 的满量程输出电压范围。

DACx0501 采用了上电复位电路, 可确保 DAC 输出以零电平或中间电平上电, 并在向器件写入有效代码之前一直保持该电平。这类器件消耗 1mA 的低电流, 并具有断电功能, 可在 5V 时将电流消耗降至 15µA (典型值)。

DACx0501 的数字接口可通过 SPI2C 引脚配置为 SPI 或 I²C 模式。在 SPI 模式下, DACx0501 使用一个在高达 50MHz 的时钟频率下运行的通用 3 线制串行接口。在 I²C 模式下, DACx0501 支持标准 (100kbps)、快速 (400kbps) 和快速+ (1.0Mbps) 工作模式。


DACx0501 采用易于组装的 10 引脚 VSSOP 封装和小型 2mm × 2mm、8 引脚 WSON 封装。这类器件的额定工业温度范围均为 -40°C 至 +125°C。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
DAC80501	WSON (8)	2.00mm × 2.00mm
DAC70501		
DAC60501	VSSOP (10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的封装选项附录。

功能方框图



使用 DACx0501 进行失调电压修整



目录

1	特性	1	8.3	Feature Description	20
2	应用	1	8.4	Device Functional Modes	23
3	说明	1	8.5	Programming	23
4	修订历史记录	2	8.6	Register Map	31
5	Device Comparison Table	3	9	Application and Implementation	35
6	Pin Configuration and Functions	3	9.1	Application Information	35
7	Specifications	4	9.2	Typical Application	35
7.1	Absolute Maximum Ratings	4	10	Power Supply Recommendations	38
7.2	ESD Ratings	4	11	Layout	38
7.3	Recommended Operating Conditions	4	11.1	Layout Guidelines	38
7.4	Thermal Information	5	11.2	Layout Example	38
7.5	Electrical Characteristics	5	12	器件和文档支持	39
7.6	Timing Requirements : SPI Mode	9	12.1	文档支持	39
7.7	Timing Requirements : I ² C Standard Mode	9	12.2	相关链接	39
7.8	Timing Requirements : I ² C Fast Mode	9	12.3	接收文档更新通知	39
7.9	Timing Requirements : I ² C Fast-Mode Plus	10	12.4	支持资源	39
7.10	Typical Characteristics	11	12.5	商标	39
8	Detailed Description	20	12.6	静电放电警告	39
8.1	Overview	20	12.7	Glossary	39
8.2	Functional Block Diagram	20	13	机械、封装和可订购信息	39

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision C (November 2019) to Revision D	Page
• 已更改 Figure 29 to remove broken text from x axis (typo)	15
• 已更改 Figures 33, 34 and 35; updated for clarity	16

Changes from Revision B (August 2019) to Revision C	Page
• 已更改 将采用 DGS (VSSOP) 封装的器件从“预发布”更改为“生产数据（正在供货）”	1
• Added TUE parameter for DGS package to electrical characteristics table	5
• Added gain error parameter for DGS package to electrical characteristics table	5
• Added full-scale error parameter for DGS package to electrical characteristics table	6


Changes from Revision A (August 2019) to Revision B	Page
• 已更改 将 DAC70501 和 DAC60501 器件从“预发布”更改为“生产数据（正在供货）”	1

Changes from Original (November 2018) to Revision A	Page
• 已更改 将采用 DQF (WSON) 封装的 DAC80501 从“预告信息（预发布）”更改为“生产数据（正在供货）”	1

5 Device Comparison Table

DEVICE	RESOLUTION	REFERENCE	POWER-ON RESET
DAC80501Z	16-Bit	Internal (default) or External	Zero Scale
DAC80501M	16-Bit	Internal (default) or External	Midscale
DAC70501Z	14-Bit	Internal (default) or External	Zero Scale
DAC70501M	14-Bit	Internal (default) or External	Midscale
DAC60501Z	12-Bit	Internal (default) or External	Zero Scale
DAC60501M	12-Bit	Internal (default) or External	Midscale

6 Pin Configuration and Functions



Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	DGS	DQF		
AGND	4	3	Ground	Ground reference point for all circuitry on the device.
NC	3	—	—	No connection. Leave floating.
NC	9	—	—	No connection. Leave floating.
SCLK/SCL	6	5	Input	Serial interface clock. SPI or I ² C mode.
SDIN/SDA	8	7	Input/output	SPI mode: Serial interface data input. Data are clocked into the input shift register on each falling edge of the SCLK pin. I ² C mode: Data are clocked into or out of the input register. This pin is a bidirectional, SDA drain data line that must be connected to the supply voltage with an external pullup resistor.
SPI2C	5	4	Input	Interface select pin. Digital interface in SPI mode if SPI2C = 0 Digital interface in I ² C mode if SPI2C = 1 SPI2C pin must be kept static after device powers up.
SYNC/A0	7	6	Input	SPI mode: Active low serial data enable. This input is the frame synchronization signal for the serial data. When the signal goes low, the serial interface input shift register is enabled. I ² C mode: Four-state address input 0.
VDD	1	1	Power	Analog supply voltage (2.7 V to 5.5 V)
VOUT	2	2	Output	Analog output voltage from the DAC
VREFIO	10	8	Input/output	When using the internal reference, this pin is the reference output voltage pin (default). Reference input to the device when operating with external reference.

7 Specifications

7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VDD to AGND	–0.3	6	V
	VREFIO to AGND	–0.3	VDD + 0.3	
	Digital input(s) to AGND	–0.3	VDD + 0.3	
Output voltage	VOUT to AGND	–0.3	VDD + 0.3	V
Input current	Current into any pin	–10	10	mA
Temperature	Junction temperature (T _J)	–40	150	°C
	Storage temperature (T _{stg})	–65	150	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
POWER SUPPLY					
VDD to AGND	Positive supply voltage to ground	2.7	5.5	5.5	V
DIGITAL INPUTS					
VIH	Input high voltage	1.62			V
VIL	Input low voltage			0.45	V
REFERENCE INPUT					
VREFIO to AGND	2.7 V ≤ VDD < 3.3 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × (VDD – 0.2)	0.5 × (VDD – 0.2)	V
VREFIO to AGND	2.7 V ≤ VDD < 3.3 V, reference divider enabled (REF-DIV bit = 1)	2.4	(VDD – 0.2)	(VDD – 0.2)	V
VREFIO to AGND	3.3 V ≤ VDD ≤ 5.5 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × VDD	0.5 × VDD	V
VREFIO to AGND	3.3 V ≤ VDD ≤ 5.5 V, reference divider enabled (REF-DIV bit = 1)	2.4	VDD	VDD	V
TEMPERATURE					
T _A	Operating temperature	–40	125	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DACx0501		UNIT
		DGS (VSSOP)	DQF (WSON)	
		10 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.1	122.6	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	60.5	58.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	92.6	50	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.8	1.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	90.7	49.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

7.5 Electrical Characteristics

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ and all typical values at $T_A = 25^\circ\text{C}$, $2.7\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$, external or internal $\text{VREFIO} = 1.25\text{ V}$ to 5.5 V , $R_{\text{LOAD}} = 2\text{ k}\Omega$ to AGND, $C_{\text{LOAD}} = 200\text{ pF}$ to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC PERFORMANCE					
Resolution	DAC80501	16			Bits
	DAC70501	14			
	DAC60501	12			
INL	Integral nonlinearity ⁽¹⁾		-1	1	LSB
DNL	Differential nonlinearity ⁽¹⁾		-1	1	LSB
TUE	Total unadjusted error ⁽¹⁾	DAC80501, reference divider disabled (REF-DIV bit = 0)	-0.08	-0.02	0.08
		DAC80501, reference divider enabled (REF-DIV bit = 1)	-0.06	0.025	0.06
		DAC80501, DGS package reference divider enabled (REF-DIV bit = 1)	-0.07	0.025	0.07
		DAC70501, DAC60501	-0.1	0.04	0.1
	Zero code error ⁽¹⁾	DAC loaded with zero scale code	-1.5	0.5	1.5
	Zero code error temperature coefficient ⁽¹⁾			±2	µV/°C
	Offset error ⁽¹⁾		-1.5	0.5	1.5
	Offset error temperature coefficient ⁽¹⁾			±2	µV/°C
	Gain error ⁽¹⁾	DAC80501, reference divider disabled (REF-DIV bit = 0)	-0.08	-0.02	0.08
		DAC80501, reference divider enabled (REF-DIV bit = 1)	-0.06	0.025	0.06
		DAC80501, DGS package reference divider enabled (REF-DIV bit = 1)	-0.07	0.025	0.07
		DAC70501, DAC60501	-0.1	0.04	0.1
	Gain error temperature coefficient ⁽¹⁾			±1	ppm FSR/°C

(1) End point fit between code 256 to code 64,511 for 16-bit, code 64 to code 16,127 for 14-bit, code 16 to code 4031 for 12 bit, DAC output unloaded, performance under resistive and capacitive load conditions are specified by design and characterization, DAC output range $\geq 2.5\text{ V}$.

Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ and all typical values at $T_A = 25^\circ\text{C}$, $2.7\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$, external or internal $\text{VREFIO} = 1.25\text{ V}$ to 5.5 V , $\text{R}_{\text{LOAD}} = 2\text{ k}\Omega$ to AGND, $\text{C}_{\text{LOAD}} = 200\text{ pF}$ to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Full-scale error ⁽¹⁾		DAC80501, DAC loaded with full scale, reference divider disabled (REF-DIV bit = 0)	-0.08	-0.02	0.08	%FSR
		DAC80501, DAC loaded with full scale, reference divider enabled (REF-DIV bit = 1)	-0.06	0.025	0.06	
		DAC80501, DGS package reference divider enabled (REF-DIV bit = 1)	-0.07	0.025	0.07	
		DAC70501, DAC60501	-0.1	0.04	0.1	
	Full-scale error temperature coefficient ⁽¹⁾			±2		ppm FSR/°C
OUTPUT CHARACTERISTICS						
V _O	Output voltage	BUFF-GAIN bit set to 1, REF-DIV bit set to 0	0	2 ×	VREFIO	V
		BUFF-GAIN bit set to 1, REF-DIV bit set to 1	0	0	VREFIO	
		BUFF-GAIN bit set to 0, REF-DIV bit set to 1	0	0.5 ×	VREFIO	
R _{LOAD}	Resistive load ⁽²⁾	VDD = 2.7 V	0.25			kΩ
		VDD = 5.5 V	0.5			
C _{LOAD}	Capacitive load ⁽²⁾	R _{LOAD} = infinite		2		nF
		R _{LOAD} = 2 kΩ		10		
	Load regulation	DAC at midscale, -10 mA ≤ I _{OUT} ≤ 10 mA		80		µV/mA
	Short circuit current	Full scale output shorted to AGND	30			mA
		Zero output shorted to VDD	30			
	Output voltage headroom	to VDD, DAC at full code, I _{OUT} = 10 mA (sourcing)	0.3	0.1		V
	Output voltage footroom	to AGND, DAC at zero code, I _{OUT} = 10 mA (sinking)	0.3			V
Z _O	DC small signal output impedance	DAC at midscale		0.1		Ω
		DAC at code 256		10		
		DAC at code 65279		10		
	Power supply rejection ratio (DC)	DAC at midscale; VDD = 5 V ± 10%		0.15		mV/V
	Output voltage drift vs time	T _A = 35°C, VOUT = midscale, 1900 hr		20		ppm of FSR
VOLTAGE REFERENCE INPUT						
Z _{VREFIO}	Reference input impedance (VREFIO)			100		kΩ
C _{VREFIO}	Reference input capacitance (VREFIO)			5		pF

(2) Not production tested.

Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ and all typical values at $T_A = 25^\circ\text{C}$, $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$, external or internal $\text{VREFIO} = 1.25 \text{ V}$ to 5.5 V , $R_{\text{LOAD}} = 2 \text{ k}\Omega$ to AGND, $C_{\text{LOAD}} = 200 \text{ pF}$ to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE REFERENCE OUTPUT					
	$T_A = 25^\circ\text{C}$	2.4975	2.5025		V
Output drift ⁽³⁾	DAC80501		5		ppm/ $^\circ\text{C}$
	DAC70501, DAC60501		10		
Output impedance ⁽³⁾		0.1			Ω
Output noise ⁽³⁾	0.1 Hz to 10 Hz	14			μV_{PP}
Output noise density ⁽³⁾	Measured at 10 kHz, reference load = 10 nF	140			$\text{nV}/\sqrt{\text{Hz}}$
Load current ⁽³⁾		± 5			mA
Load regulation ⁽³⁾	Sourcing and sinking	90			$\mu\text{V}/\text{mA}$
Line regulation ⁽³⁾		20			$\mu\text{V}/\text{V}$
Output voltage drift vs time ⁽³⁾	$T_A = 35^\circ\text{C}$, 1900 hr	20			μV
Thermal hysteresis ⁽³⁾	1st cycle	500			μV
	Additional cycle	25			μV
DYNAMIC PERFORMANCE					
t_s	Output voltage settling time ⁽⁴⁾	$\frac{1}{4}$ to $\frac{3}{4}$ scale and $\frac{3}{4}$ to $\frac{1}{4}$ scale settling to ± 2 LSB, $\text{VDD} = 5.5 \text{ V}$, $\text{VREFIO} = 2.5 \text{ V}$	5		μs
		10-mV settling to ± 2 LSB, $\text{VDD} = 5.5 \text{ V}$, $\text{VREFIO} = 2.5 \text{ V}$	3		
	Slew rate ⁽⁴⁾	$\text{VDD} = 5.5 \text{ V}$, $\text{VREFIO} = 2.5 \text{ V}$	2		$\text{V}/\mu\text{s}$
	Power on glitch magnitude	$C_{\text{LOAD}} = 50 \text{ pF}$	200		mV
V_n	Output noise ⁽⁴⁾	0.1 Hz to 10 Hz, DAC at midscale, $\text{VDD} = 5.5 \text{ V}$, external $\text{VREFIO} = 2.5 \text{ V}$	14		μV_{PP}
		100-kHz Bandwidth, DAC at midscale, $\text{VDD} = 5.5 \text{ V}$, external $\text{VREFIO} = 2.5 \text{ V}$	23		μV_{rms}
V_n	Output noise density	Measured at 1 kHz, DAC at midscale, $\text{VDD} = 5.5 \text{ V}$, external $\text{VREFIO} = 2.5 \text{ V}$, gain = 2X (BUFF-GAIN bit = 1)	78		$\text{nV}/\sqrt{\text{Hz}}$
		Measured at 10 kHz, DAC at midscale, $\text{VDD} = 5.5 \text{ V}$, external $\text{VREFIO} = 2.5 \text{ V}$, gain = 2X (BUFF-GAIN bit = 1)	74		
		Measured at 1 kHz, DAC at full scale, $\text{VDD} = 2.7 \text{ V}$, external $\text{VREFIO} = 2.5 \text{ V}$, gain = 1X (BUFF-GAIN bit = 0)	55		
		Measured at 10 kHz, DAC at full scale, $\text{VDD} = 2.7 \text{ V}$, external $\text{VREFIO} = 2.5 \text{ V}$, gain = 1X (BUFF-GAIN bit = 0)	50		
SFDR	Spurious free dynamic range	1-kHz sinusoid at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output	70		dB
THD	Total harmonic distortion	1-kHz sinusoid at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output	70		dB
	Power supply rejection ratio (ac)	200-mV 50-Hz to 60-Hz sine wave superimposed on power supply voltage, DAC at midscale. (ac analysis)	85		dB
	Code change glitch impulse	Midcode ± 1 LSB (including feedthrough)	4		$\text{nV}\cdot\text{s}$
	Code change glitch magnitude	Midcode ± 1 LSB (including feedthrough) gain = 1X (BUFF-GAIN bit = 0)	7.5		mV

(3) Characterized on 8-pin DQF package.

(4) Output buffer in gain = 2X setting (BUFF-GAIN bit = 1).

Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ and all typical values at $T_A = 25^\circ\text{C}$, $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$, external or internal $\text{VREFIO} = 1.25 \text{ V}$ to 5.5 V , $\text{R}_{\text{LOAD}} = 2 \text{ k}\Omega$ to AGND, $\text{C}_{\text{LOAD}} = 200 \text{ pF}$ to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital feedthrough		At $\text{SCLK} = 1 \text{ MHz}$, DAC output at midscale	4		nV-s	
DIGITAL INPUTS						
	Hysteresis voltage		0.4		V	
	Input current		-5		5	μA
	Pin capacitance	Per pin	10		pF	
POWER REQUIREMENTS						
I_{VDD}	Current flowing into VDD	Normal mode, internal reference enabled, DAC at full scale, SPI static	1.5		2.0	mA
		Normal mode, external reference = 2.5 V, DAC at full scale, SPI static	1		1.4	
		DAC and Internal reference power-down	15		μA	
I_{VREFIO}	Current flowing into VREFIO	0-V to 5-V range, midscale code	25		μA	

7.6 Timing Requirements : SPI Mode

all input signals are specified with $t_R = t_F = 1 \text{ ns/V}$ and timed from a voltage level of $(VIL + VIH) / 2$. $2.7 \text{ V} \leq VDD \leq 5.5 \text{ V}$, $VIH = 1.62 \text{ V}$, $VIL = 0.15 \text{ V}$, $VREFIO = 1.25 \text{ V}$ to 5.5 V , and $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t_{SCLK}	SCLK frequency			50	MHz
$t_{SCLKHIGH}$	SCLK high time	9			ns
$t_{SCLKLOW}$	SCLK low time	9			ns
t_{SDIS}	SDIN setup	5			ns
t_{SDIH}	SDIN hold	10			ns
t_{SYNCs}	SYNC falling edge to SCLK falling edge setup	13			ns
t_{SYNCh}	SCLK falling edge to SYNC rising edge	10			ns
$t_{SYNCHIGH}$	SYNC high time	160			ns
$t_{SYNCIGNOR_E}$	SCLK falling edge to SYNC ignore	15			ns
$t_{DACPWAT}$	Sequential DAC update wait time	1			μs

7.7 Timing Requirements : I²C Standard Mode

all input signals are specified with $t_R = t_F = 1 \text{ ns/V}$ and timed from a voltage level of $(VIL + VIH) / 2$. $2.7 \text{ V} \leq VDD \leq 5.5 \text{ V}$, $VIH = 1.62 \text{ V}$, $VIL = 0.45 \text{ V}$, $VREFIO = 1.25 \text{ V}$ to 5.5 V , and $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t_{SCLK}	SCL frequency			0.1	MHz
t_{BUF}	Bus free time between stop and start conditions	4.7			μs
t_{HDSTA}	Hold time after repeated start	4			μs
t_{SUSTA}	Repeated start setup time	4.7			μs
t_{SUSTO}	Stop condition setup time	4			μs
t_{HDDAT}	Data hold time	0			ns
t_{SUDAT}	Data setup time	250			ns
t_{LOW}	SCL clock low period	4700			ns
t_{HIGH}	SCL clock high period	4000			ns
t_R	Clock and data fall time			300	ns
t_F	Clock and data rise time			1000	ns
t_{UPDATE}	Sequential DAC update wait time	1			μs

7.8 Timing Requirements : I²C Fast Mode

all input signals are specified with $t_R = t_F = 1 \text{ ns/V}$ and timed from a voltage level of $(VIL + VIH) / 2$. $2.7 \text{ V} \leq VDD \leq 5.5 \text{ V}$, $VIH = 1.62 \text{ V}$, $VIL = 0.45 \text{ V}$, $VREFIO = 1.25 \text{ V}$ to 5.5 V , and $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t_{SCLK}	SCL frequency			0.4	MHz
t_{BUF}	Bus free time between stop and start conditions	1.3			μs
t_{HDSTA}	Hold time after repeated start	0.6			μs
t_{SUSTA}	Repeated start setup time	0.6			μs
t_{SUSTO}	Stop condition setup time	0.6			μs
t_{HDDAT}	Data hold time	0			ns
t_{SUDAT}	Data setup time	100			ns
t_{LOW}	SCL clock low period	1300			ns
t_{HIGH}	SCL clock high period	600			ns
t_R	Clock and data fall time			300	ns
t_F	Clock and data rise time			300	ns
t_{UPDATE}	Sequential DAC update wait time	1			μs

7.9 Timing Requirements : I²C Fast-Mode Plus

all input signals are specified with $t_R = t_F = 1 \text{ ns/V}$ and timed from a voltage level of $(V_{IL} + V_{IH}) / 2$. $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{IH} = 1.62 \text{ V}$, $V_{IL} = 0.45 \text{ V}$, $V_{REFIO} = 1.25 \text{ V}$ to 5.5 V , and $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f_{SCLK}	SCL frequency			1	MHz
t_{BUF}	Bus free time between stop and start conditions	0.5			μs
t_{HDSTA}	Hold time after repeated start	0.26			μs
t_{SUSTA}	Repeated start setup time	0.26			μs
t_{SUSTO}	Stop condition setup time	0.26			μs
t_{HDDAT}	Data hold time	0			ns
t_{SUDAT}	Data setup time	50			ns
t_{LOW}	SCL clock low period	500			ns
t_{HIGH}	SCL clock high period	260			ns
t_R	Clock and data fall time			120	ns
t_F	Clock and data rise time			120	ns
t_{UPDATE}	Sequential DAC update wait time	1			μs




图 1. SPI Mode Timing




图 2. I²C Mode Timing

7.10 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $\text{VDD} = 5.5\text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




图 3. Integral Linearity Error vs Digital Input Code




图 4. Differential Linearity Error vs Digital Input Code




图 5. Total Unadjusted Error vs Digital Input Code




图 6. Integral Linearity Error vs Temperature




图 7. Differential Linearity Error vs Temperature





图 8. Total Unadjusted Error vs Temperature


Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $VDD = 5.5 \text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.5\text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)



Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $VDD = 5.5\text{ V}$, Internal reference = 2.5 V , $\text{REF-DIV} = 0$ and $\text{BUFF-GAIN} = 1$, and DAC outputs unloaded (unless otherwise noted)



Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.5\text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




图 27. Supply Current vs Digital Input Code




图 28. Supply Current vs Temperature




图 29. Supply Current vs Supply Voltage






图 30. Power Down Current vs Temperature



External reference = 2.5 V, REF-DIV = 1 and BUFF-GAIN = 0

图 31. Power Down Current vs Supply Voltage



External reference = 2.5 V

图 32. Headroom and Footroom vs Load Current

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $\text{VDD} = 5.5 \text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




图 33. Source and Sink Capability




图 34. Source and Sink Capability




图 35. Source and Sink Capability




图 36. Glitch Impulse, Rising Edge, 1 LSB Step




图 37. Glitch Impulse, Falling Edge, 1 LSB Step




图 38. Full-Scale Settling Time, Rising Edge

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $VDD = 5.5\text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




图 39. Full-Scale Settling Time, Falling Edge




图 40. Power-on Glitch




图 41. Power-off Glitch






图 42. DAC Output AC PSRR vs Frequency



$f_o = 1\text{ kHz}$, $f_s = 400\text{ kHz}$, includes 7 harmonics,
measurement bandwidth = 20 kHz, external reference = 2.5 V,
REF-DIV = 0 and BUFF-GAIN = 0

图 43. DAC Output THD+N vs Frequency




Gain = 1X (REF-DIV = 1 and BUFF-GAIN = 1),
external reference = 2.5 V,
REF-DIV = 0 and BUFF-GAIN = 0

图 44. DAC Output Noise Spectral Density


Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $\text{VDD} = 5.5 \text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




D043
DAC code at midscale, external reference = 2.5 V,
REF-DIV = 0 and BUFF-GAIN = 0

图 45. DAC Output Noise 0.1 Hz to 10 Hz




D044
DAC code at midscale, internal reference = 2.5 V,
REF-DIV = 0 and BUFF-GAIN = 0

图 46. DAC Output Noise 0.1 Hz to 10 Hz




D045
SCLK = 1 MHz, DAC code at midscale, external reference = 2.5 V,
REF-DIV = 0 and BUFF-GAIN = 0


图 47. Clock Feedthrough



D046
30 units
图 48. Internal Reference Voltage vs Temperature




D047
图 49. Internal Reference Voltage vs Supply Voltage



D048
图 50. Internal Reference Voltage vs Time

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $\text{VDD} = 5.5 \text{ V}$, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)




8 Detailed Description

8.1 Overview

The DAC80501, DAC70501, DAC60501 (DACx0501) family of devices are buffered voltage output, 16-bit, 14-bit, or 12-bit digital-to-analog converters (DACs), respectively. These devices include a 2.5-V, 5-ppm/°C internal reference, giving full-scale output voltage ranges of 1.25 V, 2.5 V, or 5 V. The DACx0501 devices incorporate a power-on-reset circuit that makes sure that the DAC output powers up at zero scale or midscale, and remains at that scale until a valid code is written to the device.

The digital interface of the DACx0501 can be configured to SPI or I²C mode using the SPI2C pin. In SPI mode, the DACx0501 family uses a 3-wire serial interface that operates at clock rates up to 50 MHz. In I²C mode, the DACx0501 devices operate in standard mode (100 kbps), fast mode (400 kbps), and fast mode plus (1.0 Mbps).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 DAC Architecture

The output channel in the DACx0501 family of devices consists of a rail-to-rail ladder architecture with an output buffer amplifier. The devices include an internal 2.5-V reference. 图 56 shows a block diagram of the DAC architecture.




图 56. DACx0501 DAC Block Diagram

Feature Description (接下页)

8.3.1.1 DAC Transfer Function

The input data writes to the individual DAC data registers in straight binary format. After a power-on or a reset event, all DAC registers are set to zero code (DACx0501Z devices) or midscale code (DACx0501M devices). The DAC transfer function is shown by [公式 1](#).

$$V_{OUT} = \frac{DAC_DATA}{2^N} \times \frac{VREFIO}{DIV} \times GAIN$$

where:

- N = resolution in bits = either 12 (DAC60501), 14 (DAC70501) or 16 (DAC80501).
- DAC_DATA = decimal equivalent of the binary code that is loaded to the DAC register (address 8h). DAC_DATA ranges from 0 to $2^N - 1$.
- VREFIO = DAC reference voltage at the VREFIO pin. Either VREFIO from the internal 2.5-V reference or VREFIO from an external reference.
- DIV = 1 (default) or 2, as set by the REF-DIV bit in the GAIN register (address 4h).
- GAIN = 1 or 2 (default), as set by the BUFF-GAIN bit in the GAIN register (address 4h). (1)

8.3.1.2 DAC Register Structure

Data written to the DAC data registers are initially stored in the DAC buffer registers. The update mode of the DAC output is determined by the status of the DAC_SYNC_EN bit (address 2h).

In asynchronous mode (default, DAC_SYNC_EN = 0), a write to the DAC buffer register results in an immediate update of the DAC active register. In SPI mode, the DAC output (VOUT pin) updates on the rising edge of SYNC. In I²C mode, the DAC output (VOUT pin) updates on the falling edge of SCL on the last acknowledge bit.

In synchronous mode (DAC_SYNC_EN = 1), writing to the DAC buffer register does not automatically update the DAC active register. Instead, the update occurs only after a software LDAC trigger event. A software LDAC trigger generates through the LDAC bit in the TRIGGER register (address 5h). When the host reads from a DAC buffer register, the value held in the DAC buffer register is returned (not the value held in the DAC active register).

8.3.1.3 Output Amplifier

The output buffer amplifier generates rail-to-rail voltages on the output, giving a maximum output range of 0 V to VDD. [公式 1](#) shows that the full-scale output range of the DAC output is determined by the voltage on the VREFIO pin, the reference divider setting (DIV) as set by the REF-DIV bit (address 4h), and the gain configuration for that channel set by the corresponding BUFF-GAIN bit (address 4h).

8.3.2 Internal Reference

The DAx0501 family of devices includes a 2.5-V precision band-gap reference that is enabled by default. Operation from an external reference is supported by disabling the internal reference in the REF_PWDWN bit (address 3h). The internal reference is externally available at the VREFIO pin, and sources up to 5 mA. For noise filtering, use a minimum 150-nF capacitor between the reference output and AGND.

The reference voltage to the device, either from the internal reference or an external one, can be divided by a factor of two by setting the REF-DIV bit (address 4h) to 1. The REF-DIV bit provides additional flexibility in setting the full-scale output range of the DAC output. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage, VREFIO (see [公式 1](#)). See the [Recommended Operating Conditions](#) for more information.

Improper configuration of the reference divider triggers a reference alarm condition. In this case, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, thus enabling the DAC output to return to normal operation after the reference divider is configured correctly.

Feature Description (接下页)

8.3.2.1 Solder Heat Reflow

A known behavior of IC reference voltage circuits is the shift induced by the soldering process. [图 54](#) and [图 55](#) show the effect of solder heat reflow for the DACx0501 internal reference.

8.3.3 Power-On-Reset (POR)

The DACx0501 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the VDD supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a 250- μ s POR delay. The default value for the DAC data registers is zero-code for the DACx0501Z devices and midscale code for the DACx0501M devices. The DAC output remains at the power-up voltage until a valid command is written to a channel.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific VDD levels, as indicated in [图 57](#), to make sure that the internal capacitors discharge and reset the device at power up. To make sure that a POR occurs, VDD must be less than 0.7 V for at least 1 ms. When VDD drops to less than 2.2 V but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When VDD remains greater than 2.2 V, a POR does not occur.




图 57. Threshold Levels for VDD POR Circuit

8.3.4 Software Reset

A device software reset event is initiated by writing the reserved code 0x1010 to the SOFT-RESET bit in the TRIGGER register (address 5h). A software reset initiates a POR event.

8.4 Device Functional Modes

The DACx0501 has two modes of operation: normal and power-down.

8.4.1 Power-Down Mode

The DACx0501 output amplifiers and internal reference can be independently powered down through the CONFIG register (3h). At power up, the DAC output and the internal reference are active by default. In power-down mode, the DAC output (VOUT pin) is internally connected to AGND through a 1-k Ω resistor.

8.5 Programming

8.5.1 Serial Interface

The DACx0501 family of devices is controlled through either a 3-wire SPI or a 2-wire I²C interface. The type of interface is determined at device power up based on the logic level of the SPI2C pin. A logic 0 on the SPI2C pin puts the DACx0501 in SPI mode; whereas, logic 1 on SPI2C puts the DACx0501 in I²C mode. The SPI2C pin must be kept static after the device powers up.

8.5.1.1 SPI Mode

The DACx0501 digital interface is programmed to work in SPI mode when the logic level of the SPI2C pin is 0 at power up. In SPI mode, the DACx0501 have a 3-wire serial interface: SYNC, SCLK, and SDIN, as shown in the [Pin Configuration and Functions](#) section. The serial interface is compatible with SPI, QSPI, and Microwire interface standards, and most digital signal processors (DSPs). The serial interface operates at up to 50 MHz. The input shift register is 24 bits wide.

The serial clock SCLK is a continuous or a gated clock. The first falling edge of SYNC starts the operation cycle. When SYNC is high, the SCLK and SDIN signals are blocked. The device internal registers are updated from the shift register on the rising edge of SYNC.

Programming (接下页)

8.5.1.1.1 SYNC Interrupt

For SPI mode operation, the SYNC line stays low for at least 24 falling edges of SCLK and the addressed DAC register updates on the SYNC rising edge. However, if the SYNC line is brought high before the 24th SCLK falling edge, this event acts as an interrupt to the write sequence. The shift register resets and the write sequence is discarded. Neither an update of the data buffer or DAC register contents, nor a change in the operating mode occurs, as shown in [图 58](#).




图 58. SYNC Interrupt

Programming (接下页)

8.5.1.2 I²C Mode

The DACx0501 digital interface is programmed to work in I²C mode when the logic level of the SPI2C pin is 1 at power up. In I²C mode, the DACx0501 have a 2-wire serial interface: SCL, SDA, and one address pin, A0, as shown in the [Pin Configuration and Functions](#) section. The I²C bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both the SDA and SCL lines are pulled high. All the I²C-compatible devices connect to the I²C bus through the open-drain I/O pins, SDA and SCL.

The I²C specification states that the device that controls communication is called a *master*, and the devices that are controlled by the master are called *slaves*. The master device generates the SCL signal. The master device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the master. The master device on an I²C bus is typically a microcontroller or DSP. The DACx0501 operate as a slave device on the I²C bus. A slave device acknowledges master commands, and upon master control, receives or transmits data.

Typically, the DACx0501 operate as a slave receiver. A master device writes to the DACx0501, a slave receiver. However, if a master device requires the DACx0501 internal register data, the DACx0501 operate as a slave transmitter. In this case, the master device reads from the DACx0501. According to I²C terminology, read and write refer to the master device.

The DACx0501 are slave devices that support the following data transfer modes:

1. Standard mode (100 kbps)
2. Fast mode (400 kbps)
3. Fast mode plus (1.0 Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, these modes are referred to as F/S-mode in this document. The fast-mode plus (FM+) protocol is supported in terms of data transfer speed, but not output current. The low-level output current would be 3 mA, similar to the case of standard and fast modes. The DACx0501 support 7-bit addressing. The 10-bit addressing mode is not supported. These devices support the general call reset function. Send the following sequence to initiate a software reset within the device: Start/Repeated Start, 0x00, 0x06, Stop. The reset is asserted within the device on the falling edge of the ACK bit, following the second byte.

Other than specific timing signals, the I²C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. Acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle as shown in [图 59](#).




图 59. Acknowledge and Not Acknowledge on the I²C Bus

Programming (接下页)

8.5.1.2.1 F/S Mode Protocol

1. The master initiates data transfer by generating a start condition. The start condition is when a high to-low transition occurs on the SDA line while SCL is high, as shown in [图 60](#). All I²C-compatible devices recognize a start condition.




图 60. Start and Stop Conditions




图 61. Bit Transfer on the I²C Bus

2. The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master makes sure that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in [图 61](#). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the ninth SCL cycle, as shown in [图 59](#) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows the communication link with a slave has been established.
3. The master generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the slave. In either case, the receiver must acknowledge the data sent by the transmitter. Therefore, the acknowledge signal can be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consists of 8-data bits and 1 acknowledge-bit, and can continue as long as necessary.
4. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see [图 60](#)). This action releases the bus and stops the communication link with the addressed slave. All I²C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.

Programming (接下页)

8.5.1.2.2 DACx0501 I²C Update Sequence

For a single update, the DACx0501 requires a start condition, a valid I²C address byte, a command byte, and two data bytes: the most significant data byte (MSDB), and least significant data byte (LSDB), as listed in [表 1](#).

表 1. Update Sequence

MSB	LSB	ACK	MSB	...	LSB	ACK	MSB	...	LSB	ACK	MSB	...	LSB	ACK	
Address (A) byte			Command byte			MSDB			LSDB			LSDB				
DB [32:24]			DB [23:16]			DB [15:8]			DB [7:0]							

After each byte is received, the DACx0501 acknowledge the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in [图 62](#). These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I²C address byte selects the DACx0501 devices.




图 62. I²C Bus Protocol

The command byte sets the operational mode of the selected DACx0501 device. When the operational mode is selected by this byte, the DACx0501 must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for a data update to occur. The DACx0501 devices perform an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 11.11 kSPS. Using the fast-mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 27.77 kSPS. When a stop condition is received, the DACx0501 release the I²C bus and await a new start condition.

8.5.1.2.2.1 DACx0501 Address Byte

The address byte, as shown in [表 2](#), is the first byte received following the START condition from the master device. The first four bits (MSBs) of the address are factory preset to 1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin, and consequently, responds to that particular address according to [表 3](#).

表 2. DACx0501 Address Byte

ADDRESS TYPE	MSB							LSB R/W
	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
General address	1	0	0	1	See 表 3 (slave address column)			0 or 1

表 3. Address Format

SLAVE ADDRESS	A0 PIN
1001 000	AGND
1001 001	VDD
1001 010	SDA
1001 011	SCL

8.5.1.2.2.2 DACx0501 Command Byte

The DACx0501 command byte (shown in [表 4](#)) controls which command is executed and which register is being accessed when writing to or reading from the DACx0501 series.

表 4. DACx0501 Command Byte

B23	B22	B21	B20	B19	B18	B17	B16	REGISTER
0	0	0	0	0	0	0	0	NOOP
0	0	0	0	0	0	0	1	DEVID
0	0	0	0	0	0	1	0	SYNC
0	0	0	0	0	0	1	1	CONFIG
0	0	0	0	0	1	0	0	GAIN
0	0	0	0	0	1	0	1	TRIGGER
0	0	0	0	0	1	1	1	STATUS
0	0	0	0	1	0	0	0	DAC DATA

8.5.1.2.2.3 DACx0501 Data Byte (MSDB and LSDB)

The MSDB and LSDB contain the data that are passed to the register or registers specified by the command byte, as shown in [表 5](#). The DACx0501 update at the falling edge of the acknowledge signal that follows the LSDB[0] bit.

表 5. DACx0501 Data Byte

REGISTER	COMMAND BITS				DATA BITS																											
					NOOP								LSDB																			
	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0												
NOOP	0	0	0	0	NOOP																											
DEVID	0	0	0	1	0	RESOLUTION			0	0	1	0	RSTSEL	0	0	1	0	1	0	1												
SYNC	0	0	1	0	RESERVED															DAC_SYNC_EN												
CONFIG	0	0	1	1	RESERVED					REF-PWDWN		RESERVED							DAC_PWDWN													
GAIN	0	1	0	0	RESERVED					REF-DIV		RESERVED							BUF-GAIN													
TRIGGER	0	1	0	1																LDAC												
STATUS	0	1	1	1	RESERVED															REF-ALARM												
DAC DATA	1	0	0	0	DAC-DATA [15:0] for 16-bit, DAC-DATA [13:0] for 14-bit, DAC-DATA [11:0] for 12-bit, left aligned																											

8.5.1.2.3 DACx0501 I²C Read Sequence

To read any register, use the following command sequence:

1. Send a start or repeated start command with a slave address and the R/W bit set to 0 for writing. The device acknowledges this event.
2. Send a command byte for the register to be read. The device acknowledges this event again.
3. Send a repeated start with the slave address and the R/W bit set to 1 for reading. The device acknowledges this event.
4. The device writes the MSDB byte of the addressed register. The master must acknowledge this byte.
5. Finally, the device writes out the LSDB of the register.

An alternative reading method allows for reading back the value of the last register written. The sequence is a start or repeated start with the slave address and the R/W bit set to 1, and the two bytes of the last register are read out. All the registers in DACx0501 family can be read out with the exception of SOFT-RESET register. [表 5](#) shows the read command set.

表 6. Read Sequence

S	MSB	...	R/W (0)	ACK	MSB	...	LSB	ACK	Sr	MSB	...	R/W (1)	ACK	MSB	...	LSB	ACK	MSB	...	LSB	NACK
ADDRESS BYTE				COMMAND BYTE				Sr	ADDRESS BYTE				MSDB				LSDB				
From Master			Slave	From Master			Slave	From Master			Slave	From Slave			Master	From Slave			Master		

8.6 Register Map

Table 7. Register Map

OFFSET	REGISTER NAME	REGISTER DESCRIPTION	SECTION
0h	NOOP	No operation	NOOP Register
1h	DEVID	Device identification	DEVID Register
2h	SYNC	Synchronization	SYNC Register
3h	CONFIG	Configuration	CONFIG Register
4h	GAIN	Gain	GAIN Register
5h	TRIGGER	Trigger	TRIGGER Register
7h	STATUS	Status	STATUS Register
8h	DAC	Digital-to-analog converter	DAC Register

8.6.1 NOOP Register (offset = 0h) [reset = 0000h]

Figure 63. NOOP Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOOP															
W-0h															

Table 8. NOOP Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	No operation	W	0h	No Operation command

8.6.2 DEVID Register (offset = 1h)

Figure 64. DEVID Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	RESOLUTION	0	0	1	0	RSTSEL	0	0	1	0	1	0	1	0	1
R-0h	R-0000h (DAC80501) or 0001h (DAC70501) or 0020h (DAC60501)	R-0h	R-0h	R-1h	R-0h	R-0h (DACx0501Z) or 1h (DACx0501M)	R-0h	R-0h	R-1h	R-0h	R-1h	R-0h	R-1h	R-0h	R-1h

Table 9. DEVID Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	RESERVED
14-12	RESOLUTION	R	0000h (DAC80501) 0001h (DAC70501) 0020h (DAC60501)	DAC Resolution: 0000h (DAC80501 16-bit) 0001h (DAC70501 14-bit) 0020h (DAC60501 12-bit)
11-8	RESERVED	R	4h	RESERVED
7	RSTSEL		0h (DAC80501Z) 1h (DAC70501M)	DAC Power on Reset: 0h (DAC80501Z reset to zero scale) 1h (DAC80501M reset to midscale)
6-0	RESERVED	R	015h	RESERVED

8.6.3 SYNC Register (offset = 2h) [reset = 0000h]

Figure 65. SYNC Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														DAC_SYNC_EN	
R/W-0h														R/W-0h	

Table 10. SYNC Register Field Descriptions

Bit	Field	Type	Reset	Description
15-1	RESERVED	RW	0h	RESERVED
0	DAC_SYNC_EN	RW	0h	When set to 1, the DAC output is set to update in response to an LDAC trigger (synchronous mode). When cleared to 0 ,the DAC output is set to update immediately (asynchronous mode), default.

8.6.4 CONFIG Register (offset = 3h) [reset = 0000h]

Figure 66. CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				REF_PWDWN	RESERVED				DAC_PWDWN						
R/W-0h				R/W-0h	R/W-0h				R/W-0h						

Table 11. CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF_PWDWN	RW	0h	When set to 1, this bit disables the device internal reference.
7-1	RESERVED	RW	0h	RESERVED
0	DAC_PWDWN	RW	0h	When set to 1, the DAC in power-down mode and the DAC output is connected to GND through a 1-kΩ internal resistor.

8.6.5 GAIN Register (offset = 4h) [reset = 0001h]

Figure 67. GAIN Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				REF-DIV				RESERVED				BUFF-GAIN			
R/W-0h				R/W-0h				R/W-0h				R/W-1h			

Table 12. GAIN Register Field Descriptions

Bit	Field	Type	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF-DIV	RW	0h	<p>The reference voltage to the device (either from the internal or external reference) can be divided by a factor of two by setting the REF-DIV bit to 1. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage. Improper configuration of the reference divider triggers a reference alarm condition. In the case of an alarm condition, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, and thus enable the DAC output to return to normal operation after the reference divider is configured correctly.</p> <p>When REF-DIV set to 1, the reference voltage is internally divided by a factor of 2.</p> <p>When REF-DIV is cleared to 0, the reference voltage is unaffected.</p>
7-1	RESERVED	RW	0h	RESERVED
0	BUFF-GAIN	RW	1h	<p>When set to 1, the buffer amplifier for corresponding DAC has a gain of 2.</p> <p>When cleared to 0, the buffer amplifier for corresponding DAC has a gain of 1.</p>

8.6.6 TRIGGER Register (offset = 5h) [reset = 0000h]

Figure 68. TRIGGER Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				LDAC				SOFT-RESET [3:0]				W-0h			
R/W-0h				W-0h				W-0h				W-0h			

Table 13. TRIGGER Register Field Descriptions

Bit	Field	Type	Reset	Description
15-5	RESERVED	RW	0h	RESERVED
4	LDAC	W	0h	Set this bit to 1 to synchronously load the DAC in synchronous mode. This bit is self resetting.
3-0	SOFT-RESET [3:0]	W	0h	When set to the reserved code of 1010, this bit resets the device to the default state. These bits are self resetting.

8.6.7 STATUS Register (offset = 7h) [reset = 0000h]

Figure 69. STATUS Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								REF-ALARM							
R/W-0h								R-0h							

Table 14. STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15-1	RESERVED	RW	0h	RESERVED
0	REF-ALARM	R	0	REF-ALARM bit. Reads 1 when the difference between the reference and supply pins is below a minimum analog threshold. Reads 0 otherwise. When 1, the reference buffer is shut down, and the DAC outputs are all zero volts. The DAC codes are unaffected, and the DAC output returns to normal when the difference is above the analog threshold.

8.6.8 DAC Register (offset = 8h) [reset = 0000h for DACx0501Z or reset = 8000h for DACx0501M]

Figure 70. DAC Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DAC-DATA [15:0]															
R/W-0000h (DACx0501Z) or 8000h (DACx0501M)															

Table 15. DAC Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	DAC-DATA [15:0]	RW	0000h for DACx0501Z 8000h for DACx0501M	DAC data register. Data are MSB aligned in straight binary format, and use the following format: DAC80501: DATA[15:0] DAC70501: DATA[13:0], 0, 0 DAC60501: DATA[11:0], 0, 0, 0, 0

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Applications that incorporate analog circuits often require trimming, control, biasing, or a combination of all three. These functions require high-accuracy, simple-to-implement compact solutions. The DACx0501 family of precision DACs are an excellent choice for such applications. The DACx0501 tiny package, high resolution, and simple interface makes these devices suitable for applications such as offset and gain control, VCO tuning, programmable reference, and more. With the aforementioned features, this family of DACs caters to a wide range of end equipment, such as battery testers, communications equipment, factory automation and control, test and measurement, and more.

9.2 Typical Application

End equipment, such as oscilloscopes, battery test equipment, and other lab instruments require precision calibration and control signals to tune the system accuracy. Precision DACs are typically used to generate these signals. The complexity and accuracy of these systems are driving the need for multiple precision signals to be generated in the system. The common approach for generating these signal is by using a multichannel DAC. An alternative way to generate these signal is to use a single channel DAC with sample and hold circuit to produce multichannel output. Using this approach, the users can generate customized number of channel instead of using a fixed number of channels available in multichannel DACs.




图 71. Multichannel Sample-and-Hold Circuit

Typical Application (接下页)

9.2.1 Design Requirements

The design requirements for this circuit are as follows:

- Output range: 0-V to 5-V
- Channels: 10
- Output offset error: $\pm 3\text{-mV}$

9.2.2 Detailed Design Procedure

A basic sample-and-hold circuit consists of a voltage source (DAC in this case), a switch, a capacitor, and a buffer. As the name implies, this circuit has two modes of operation: *sample* and *hold*. In sample mode, the switch is closed connecting the DAC output to the hold capacitor, C_H . In hold mode, the switch opens, disconnecting the DAC output from C_H . Thus, the final output is held to the sampled value because of the charge stored on hold capacitor C_H . The output buffer is needed for delivering the required current. In a practical circuit, the switch leakage and the amplifier bias current make the capacitor drift from the stored value. Therefore, the sample-and-hold circuit must be refreshed, even if the DAC value does not change. The key design parameters of a sample-and-hold circuit are charge injection and voltage droop.

9.2.2.1 Charge Injection

During the sample-to-hold transition, a small amount of charge is injected onto the hold capacitor, mostly because of the stray capacitance of the switch that creates small level changes when transitioning between states. The resulting dc offset is typically referred to as pedestal error. This error contributes to the offset error of the system. The pedestal error, ΔV_{OUT} , is the measured offset voltage resulting from charge injection when the switch transitions to hold state. ΔV_{OUT} is related to charge injection through [公式 2](#).

$$\Delta V_{OUT} = \frac{Q}{C}$$

where

- Q is the injected charge coulombs.
 - C is the value of the hold capacitor in farads.
- (2)

In most solid-state switch data sheets, charge injection is graphed with respect to supply voltage, analog input, or temperature. A charge injection value of 3-pC is typical in many solid-state switches under the conditions: 25°C, 5-V supply, and 0-V analog input.

9.2.2.2 Voltage Droop

In hold mode, the voltage across C_H that should have remained constant suffers a droop because of the leakage resistance of the switch and the amplifier bias current. A simplified equation for calculating the voltage droop is given by [公式 3](#)

$$\frac{\Delta V}{\Delta t} = \frac{(I_{LEAK} + I_{BIAS})}{C}$$

where

- I_{LEAK} is the leakage current through the switch in amperes.
 - I_{BIAS} is the bias current of the amplifier in amperes.
 - C is the value of the hold capacitance in farads.
- (3)

Typical Application (接下页)

9.2.2.3 Output Offset Error

The output offset error of an sample-and-hold channel is the cumulative error contributed by the DAC offset error, amplifier offset error, and sample-and-hold pedestal error due to charge injection. The amplifier offset error can be made negligible by choosing a low-offset amplifier such as the [OPA4317](#). The OPA4317 has an offset error of 0.1-mV max. The DAC80501 has a max offset error of ± 1.5 -mV. Thus, in order to achieve an total offset error less than ± 3 -mV, the offset error contributed by the sample-and-hold circuit must be limited to ± 1.5 -mV.

Considering the bias current of 300-pA in the OPA4317, and a typical switch leakage current of 1-nA, a 2-nF hold capacitor results in a droop rate of 0.65 V/s. When the sample-and-hold circuit refreshes at a rate of more than 100- μ s, the voltage droop is 65- μ V. This small offset error can be ignored for the simplicity of calculation. Thus, the only contributor to the sample-and-hold offset error is the pedestal error. For a charge injection of 3-pC and a pedestal error of 1.5-mV, the value of the hold capacitor is calculated as 2-nF, according to [公式 2](#). A capacitive load of 2-nF can be handled by the DAC80501. The switch on resistance and optional series resistance R_S further helps in the stability of the DAC output amplifier. R_S can be omitted for better settling time.

9.2.2.4 Switch Selection

The switch in the design must feature low on-state resistance and low off leakage, and must conduct rail-to-rail analog signals. Very low charge injection is also a primary factor for selecting the switch. The [TS12A4515](#) are single pole and single throw (SPST), low-voltage, single-supply CMOS analog switches with 20- Ω on-state resistance, 3 pC of charge-injection (5-V supply), and an off-Leakage current value of 1 nA.

9.2.2.5 Amplifier Selection

The key parameters for the amplifier in this system are low offset voltage and low input bias current. The OPA4317 is a quad amplifier that has a max offset voltage of 100 μ V and a max bias current of 300 pA. As a result of the quad package, less board area is used.

9.2.2.6 Hold Capacitor Selection

Use a hold capacitor that has high insulation resistance, low temperature coefficient, and low dielectric absorption. Low temperature coefficient NP0/C0G ceramic capacitors are a great choice for this purpose. As calculated in [公式 2](#), a 2-nF capacitor provides a total offset error of ± 3 mV per channel.

9.2.3 Application Curves




图 72. Sample-and-Hold Pedestal Error With 3-pC Charge Injection

10 Power Supply Recommendations

The DACx0501 operate within the specified VDD supply range of 2.7 V to 5.5 V. The DACx0501 do not require specific supply sequencing.

The VDD supply must be well regulated and low noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To further minimize noise from the power supply, include a 1- μ F to 10- μ F capacitor and 0.1- μ F bypass capacitor. The current consumption on the VDD pin, the short-circuit current limit, and the load current for the device is listed in the *Electrical Characteristics* section. The power supply must meet the aforementioned current requirements.

11 Layout

11.1 Layout Guidelines

A precision analog component requires careful layout. The following list provides some insight into good layout practices.

- Bypass the VDD to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1- μ F to 0.22- μ F ceramic capacitor, with a X7R or NP0 dielectric.
- Place power supplies and REF bypass capacitors close to the pins to minimize inductance and optimize performance.
- Use a high-quality, ceramic-type NP0 or X7R for optimal performance across temperature, and a very low dissipation factor.
- The digital and analog sections must have proper placement with respect to the digital pins and analog pins of the DACx0501 devices. The separation of analog and digital blocks minimizes coupling into neighboring blocks, as well as interaction between analog and digital return currents.

11.2 Layout Example




图 73. Layout Example

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：德州仪器 (TI), [DAC80501EVM 用户指南](#)

12.2 相关链接

表 16 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具与软件，以及申请样片或购买产品的快速链接。

表 16. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
DAC80501	请单击此处				
DAC70501	请单击此处				
DAC60501	请单击此处				

12.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com.cn](#) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC60501MDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	651M	Samples
DAC60501MDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	651M	Samples
DAC60501MDQFR	ACTIVE	WSON	DQF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M	Samples
DAC60501MDQFT	ACTIVE	WSON	DQF	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M	Samples
DAC60501ZDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	651Z	Samples
DAC60501ZDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	651Z	Samples
DAC60501ZDQFR	ACTIVE	WSON	DQF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z	Samples
DAC60501ZDQFT	ACTIVE	WSON	DQF	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z	Samples
DAC70501MDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	751M	Samples
DAC70501MDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	751M	Samples
DAC70501MDQFR	ACTIVE	WSON	DQF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M	Samples
DAC70501MDQFT	ACTIVE	WSON	DQF	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M	Samples
DAC70501ZDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	751Z	Samples
DAC70501ZDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	751Z	Samples
DAC70501ZDQFR	ACTIVE	WSON	DQF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z	Samples
DAC70501ZDQFT	ACTIVE	WSON	DQF	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z	Samples
DAC80501MDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	851M	Samples
DAC80501MDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	851M	Samples
DAC80501MDQFR	ACTIVE	WSON	DQF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M	Samples
DAC80501MDQFT	ACTIVE	WSON	DQF	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC80501ZDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	851Z	Samples
DAC80501ZDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	851Z	Samples
DAC80501ZDQFR	ACTIVE	WSON	DQF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851Z	Samples
DAC80501ZDQFT	ACTIVE	WSON	DQF	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851Z	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.





www.ti.com


PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC60501MDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC60501MDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC60501MDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC60501MDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC60501ZDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC60501ZDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC60501ZDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC60501ZDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501MDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC70501MDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC70501MDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501MDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501ZDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC70501ZDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC70501ZDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501ZDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501MDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC80501MDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC80501MDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501MDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501ZDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC80501ZDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC80501ZDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501ZDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC60501MDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC60501MDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC60501MDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC60501MDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC60501ZDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC60501ZDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC60501ZDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC60501ZDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC70501MDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC70501MDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC70501MDQFR	WSON	DQF	8	3000	213.0	191.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC70501MDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC70501ZDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC70501ZDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC70501ZDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC70501ZDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC80501MDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC80501MDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC80501MDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC80501MDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC80501ZDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC80501ZDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC80501ZDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC80501ZDQFT	WSON	DQF	8	250	213.0	191.0	35.0


DQF0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4220563/A 03/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DQF0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



4220563/A 03/2021

NOTES: (continued)


3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DQF0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 30X

4220563/A 03/2021

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


PACKAGE OUTLINE

DGS0010A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



4221984/A 05/2015

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://ti.com/cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司