

Piezo Haptic Driver with Integrated Boost Converter and Digital Front End

Check for Samples: [DRV2665](#)

FEATURES

- **Integrated Digital Front End**
 - I²C Bus Control up to 400 kHz
 - Internal 100 Byte FIFO Interface
 - Immersion TS5000 Compliant
 - Optional Analog Inputs
- **High Voltage Piezo-Haptic Driver**
 - Drives up to 100 nF at 200 V_{PP} and 300 Hz
 - Drives up to 150 nF at 150 V_{PP} and 300 Hz
 - Drives up to 330 nF at 100 V_{PP} and 300 Hz
 - Drives up to 680 nF at 50 V_{PP} and 300 Hz
 - Differential Output
- **Integrated 105 V Boost Converter**
 - Adjustable Boost Voltage
 - Adjustable Boost Current Limit
 - Integrated Power FET and Diode
 - No Transformer Required
- **Fast Start Up Time of 2 ms (typical)**
- **Wide Supply Voltage Range of 3 V to 5.5 V**
- **1.8 V Compatible, VDD Tolerant Digital Pins**
- **Available in a 4 mm × 4 mm × 0.9 mm QFN package (RGP)**
- **Pin-Similar with DRV8662**

APPLICATIONS


- Mobile Phones
- Tablets
- Portable Computers
- Keyboards and Mice
- Electronic Gaming
- Touch Enabled Devices

DESCRIPTION

The DRV2665 is a piezo haptic driver with integrated 105 V boost switch, integrated power diode, integrated fully-differential amplifier, and integrated digital front end. This versatile device is capable of driving both high-voltage and low-voltage piezo haptic actuators. The input signal can be driven as haptic packets over the I²C port or via the analog inputs.

The DRV2665 digital interface is available via an I²C compatible bus. A digital interface relieves the costly processor burden of PWM generation or additional analog channel requirements in the host system. Any writes to the internal first-in, first-out buffer (FIFO) will automatically wake up the device and begin playing the waveform after the 2 ms internal startup procedure. When the data flow stops or the FIFO under-runs, the DRV2665 will automatically enter a pop-less shutdown procedure.

The boost voltage is set using two external resistors, and the boost current limit is programmable via the R_{EXT} resistor. A typical start-up time of 2 ms makes the DRV2665 an ideal piezo driver for fast haptic responses. Thermal overload protection prevents the device from being damaged when overdriven.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

	QFN (RGP) 4 mm × 4 mm × 0.9 mm	ORDERING NUMBER	TRANSPORT MEDIA
Device	DRV2665RGP	DRV2665RGPR	3000 Unit Reel
		DRV2665RGPT	250 Unit Reel
Symbolization	2665		

PINOUT INFORMATION



PIN FUNCTIONS

NAME	PIN	INPUT/ OUTPUT/POWER (I/O/P)	DESCRIPTION
IN+	17	I	Non-inverting analog input
IN-	16	I	Inverting analog input
OUT+	13	O	Non-inverting haptic driver output
OUT-	14	O	Inverting haptic driver output
VDD	2	P	Power supply (connect to battery)
GND	4, 5, 6	P	Ground
SW	7, 8	P	Internal boost switch pin
PVDD	12	P	Boost output voltage
SCL	18	I	I ² C Clock
SDA	19	I/O	I ² C Data
VREG	20	O	LDO Output (Requires 0.1 μF capacitor)
VPUMP	1	P	Internal charge-pump voltage
FB	3	I	Boost feedback
VBST	10, 11	P	Boost output voltage
REXT	15	I	Resistor to ground, sets boost current limit

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

		VALUE	UNIT
Supply voltage, VDD		-0.3 to 6.0	V
V_I	Input Voltage	IN+, IN-, SDA, SCL, FB	-0.3 to $V_{DD} + 0.3$ V
	Boost Output Voltage	PVDD, SW, OUT+, OUT-	120
T_A	Operating free-air temperature range		-40 to 70
T_J	Operating junction temperature range		-40 to 150
T_{stg}	Storage temperature range		-65 to 85
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds (RGP)		260	$^\circ\text{C}$
ESD Protection	HBM	2500	V
	CDM	500	V

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		DRV2665	UNITS
		RGP (20 PINS)	
θ_{JA}	Junction-to-ambient thermal resistance	32.6	$^\circ\text{C}/\text{W}$
$\theta_{Jc\text{top}}$	Junction-to-case (top) thermal resistance	30.4	
θ_{JB}	Junction-to-board thermal resistance	8.2	
ψ_{JT}	Junction-to-top characterization parameter	0.4	
ψ_{JB}	Junction-to-board characterization parameter	8.1	
$\theta_{Jc\text{bot}}$	Junction-to-case (bottom) thermal resistance	2.2	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage	VDD	3.0	5.5	V
V_{BST}	Boost voltage	VBST	15	105	V
V_{IN}	Differential input voltage	IN+, IN-	1.8 ⁽¹⁾		V
C_L	Load capacitance	VBST = 105 V, Frequency = 500 Hz, $V_{OUT} = 200 V_{PP}$		50	nF
		VBST = 105 V, Frequency = 300 Hz, $V_{OUT} = 200 V_{PP}$		100	
		VBST = 80 V, Frequency = 300 Hz, $V_{OUT} = 150 V_{PP}$		150	
		VBST = 55 V, Frequency = 300 Hz, $V_{OUT} = 100 V_{PP}$		330	
		VBST = 30 V, Frequency = 300 Hz, $V_{OUT} = 50 V_{PP}$		680	
		VBST = 25 V, Frequency = 300 Hz, $V_{OUT} = 40 V_{PP}$		1000	
		VBST = 15 V, Frequency = 300 Hz, $V_{OUT} = 20 V_{PP}$		3000	
V_{IL}	Digital input low voltage	SDA, SCL	$V_{DD} = 3.6$ V	0.5	V
V_{IH}	Digital input high voltage	SDA, SCL	$V_{DD} = 3.6$ V	1.4	V
R_{EXT}	Current limit control resistor		6	35	k Ω
L	Inductance for Boost Converter		3.3		μH

- (1) Gains are optimized for a 1.8 V peak input

ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.6\text{ V}$, $C_L = 47\text{ nF}$, $R_{EXT} = 7.5\text{ k}\Omega$, $A_V = 40.7\text{ dB}$, $L = 4.7\text{ }\mu\text{H}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{REG}	Regulator output voltage	VREG		1.6	1.75	1.9	V
$ I_{IL} $	Digital input low current	SDA, SCL	$V_{DD} = 3.6\text{ V}$, $V_{IN} = 0\text{ V}$			1	μA
$ I_{IH} $	Digital input high current	SDA, SCL	$V_{DD} = 3.6\text{ V}$, $V_{IN} = V_{DD}$			1	μA
I_{SD}	Shut down current (Low-Power Standby)	$V_{DD} = 3.6\text{ V}$, STANDBY = 1			10		μA
I_{DDQ}	Quiescent current (Digital Mode)	$V_{DD} = 3.6\text{ V}$, STANDBY = 0			130	175	μA
I_{DDQ}	Quiescent current (Analog Mode)	$V_{DD} = 3.6\text{ V}$, Analog Input Mode, VBST = 105 V_{PP}			24		mA
		$V_{DD} = 3.6\text{ V}$, Analog Input Mode, VBST = 80 V_{PP}			13		
		$V_{DD} = 3.6\text{ V}$, Analog Input Mode, VBST = 55 V_{PP}			9		
		$V_{DD} = 3.6\text{ V}$, Analog Input Mode, VBST = 30 V_{PP}			5		
R_{IN}	Input impedance	IN+, IN-	All Gains		100		k Ω
$V_{OUT_{FS}}$	Full-Scale Output Voltage (Digital Mode)	GAIN<1:0> = 00		49	50	51	V_{PP}
		GAIN<1:0> = 01		98	100	102	
		GAIN<1:0> = 10		147	150	153	
		GAIN<1:0> = 11		196	200	204	
$V_{OUT_{OS}}$	Output Offset	All Gains		-0.25		0.25	V
BW	Amplifier bandwidth	GAIN<1:0> = 00, $V_{OUT} = 50\text{ }V_{PP}$, No Load			20		kHz
		GAIN<1:0> = 01, $V_{OUT} = 100\text{ }V_{PP}$, No Load			10		
		GAIN<1:0> = 10, $V_{OUT} = 150\text{ }V_{PP}$, No Load			7.5		
		GAIN<1:0> = 11, $V_{OUT} = 200\text{ }V_{PP}$, No Load			5		
$I_{BAT, AVG}$	Average battery current during operation	$C_L = 220\text{ nF}$, $f = 200\text{ Hz}$, VBST = 30 V, GAIN<1:0> = 00, $V_{OUT} = 50\text{ }V_{PP}$			69		mA
		$C_L = 680\text{ nF}$, $f = 150\text{ Hz}$, VBST = 30 V, GAIN<1:0> = 00, $V_{OUT} = 50\text{ }V_{PP}$			75		
		$C_L = 680\text{ nF}$, $f = 300\text{ Hz}$, VBST = 30 V, GAIN<1:0> = 00, $V_{OUT} = 50\text{ }V_{PP}$			115		
		$C_L = 22\text{ nF}$, $f = 200\text{ Hz}$, VBST = 80 V, GAIN<1:0> = 10, $V_{OUT} = 150\text{ }V_{PP}$			67		
		$C_L = 47\text{ nF}$, $f = 150\text{ Hz}$, VBST = 105 V, GAIN<1:0> = 11, $V_{OUT} = 200\text{ }V_{PP}$			210		
		$C_L = 47\text{ nF}$, $f = 300\text{ Hz}$, VBST = 105 V, GAIN<1:0> = 11, $V_{OUT} = 200\text{ }V_{PP}$			400		
THD+N	Total harmonic distortion plus noise	$f = 300\text{ Hz}$, $V_{OUT} = 200\text{ }V_{PP}$			1		%
t_{SU}	Start-up time	Time from I2C write until boost and amplifier are fully enabled			2		ms
f_s	Output sample rate	Digital playback sample rate		7.8	8	8.05	kHz

TIMING CHARACTERISTICS

For I²C interface signals over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SCL}	Frequency, SCL	No wait states			400	kHz
t _{W(H)}	Pulse duration, SCL high		0.6			μs
t _{W(L)}	Pulse duration, SCL low		1.3			μs
t _{SU1}	Setup time, SDA to SCL		100			ns
t _{H1}	Hold time, SCL to SDA		10			ns
t _(BUF)	Bus free time between stop and start condition		1.3			μs
t _{SU2}	Setup time, SCL to start condition		0.6			μs
t _{H2}	Hold time, start condition to SCL		0.6			μs
t _{SU3}	Setup time, SCL to stop condition		0.6			μs




Figure 1. SCL and SDA Timing




Figure 2. Start and Stop Conditions Timing

TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs OUTPUT VOLTAGE




Figure 3.

SUPPLY CURRENT vs OUTPUT VOLTAGE




Figure 4.

SUPPLY CURRENT vs OUTPUT VOLTAGE




Figure 5.

SUPPLY CURRENT vs OUTPUT VOLTAGE




Figure 6.

SUPPLY CURRENT vs OUTPUT VOLTAGE




Figure 7.

SUPPLY CURRENT vs OUTPUT VOLTAGE




Figure 8.

TYPICAL CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.





Figure 14.

DETAILED DESCRIPTION

SYSTEM DIAGRAM



OPERATION

The DRV2665 takes the typical battery range used in portable applications (3.0 V to 5.5 V) and creates a boosted supply rail with an integrated DC-DC converter. This boosted supply rail is fed to an internal, high-voltage, fully-differential amplifier that is capable of driving capacitive loads such as piezos with signals up to 200 V_{PP}.

The DRV2665 interface has two modes of operation.

1. FIFO Mode
2. Analog Bypass Mode

The FIFO mode accepts 8-bit digital haptic waveform data over an I²C compatible bus, which is written into an on-chip FIFO. The data is read out of the FIFO automatically at an 8 kHz sampling rate and fed into a digital-to-analog converter (DAC). The DAC then drives the high-voltage amplifier. Alternatively, the DRV2665 can accept analog waveforms that can be multiplexed into the high voltage amplifier directly through the IN+ and IN- pins.




Figure 15. Signal Path

LOW-POWER STANDBY MODE

The DRV2665 has a low-power standby mode via the I²C interface that puts the device in its lowest power state. This mode is entered when the Software Standby bit (STANDBY) is set from low to high. When the STANDBY bit is set high, no other mode of operation is enabled. When the STANDBY bit is transitioned from high to low, the device readied for operation and may receive data.

DEVICE RESET

The DRV2665 does not have a “RESET” pin, however it does have a register bit that provides the same functionality. When the DEV_RST bit is set, the device will immediately stop any transaction in process, reset all of its internal registers to their default values as well as put itself in STANDBY mode.

GAIN CONTROL

The DRV2665 gain is user-programmable via I²C. The GAIN value determines the full-scale peak voltage when sending data to the FIFO, and the gain from IN+/IN- to OUT+/OUT- when using the analog inputs.

GAIN[1]	GAIN[0]	Full Scale Peak Voltage (V)	Gain (dB) Analog Mode
0	0	25	28.8
0	1	50	34.8
1	0	75	38.4
1	1	100	40.7

The gains are optimized to achieve approximately 50 V_{PP}, 100 V_{PP}, 150 V_{PP}, or 200 V_{PP} without clipping from the digital interface or from a 1.8 V supplied single-ended source through the analog interface. Note the boost voltage should be programmed for the rated voltage of the actuator or below. The user should take care not to select higher gains than necessary. Clipping of the amplifier will occur if the expected peak voltage is greater than the boost converter output voltage (VBST).

FIFO OPERATION

When the first data byte is written to the FIFO, the DRV2665 will go through the proper startup sequence and begin outputting the waveform automatically. An internal timing sequence will wait approximately 2 ms before the first data is sent through the DAC and output by the device. The data plays out of the FIFO at an 8 kHz sample rate. It is important that the data values start and end at or near the mid-scale code (0x00) to avoid large steps at the beginning and end of the waveform. Once the FIFO is empty, the device will wait for the timeout period, and then enter an idle state.

Since the data rate of the serial interface could be faster than the read-out rate of the FIFO, the device will not acknowledge, or NAK, if the FIFO is full during a FIFO write transaction. If at any time the FIFO becomes completely full, the FIFOFull bit will be set. When in this condition, the FIFO cannot accept more data without overwriting previous data that has not yet been played. If this occurs, the user must wait until data has had a chance to empty from the FIFO before sending more data. The data should be resent starting at the byte that received a NAK.

Any multi-byte I2C write to the FIFO register is treated as a continuous write to the FIFO. Multi-byte writes are preferred for optimum performance. The FIFO interprets the incoming data as 2's complement. This means the maximum full-scale code is 0x7F, the maximum negative code is 0x80, and the mid-scale is 0x00.

WAVEFORM TIMEOUT

The DRV2665 has a timeout period after the FIFO has emptied. This timeout period allows the user time to send a subsequent waveform before the DRV2665 logic puts the device into idle mode. This allows the host processor time to cue up an adjoining waveform from memory. After the timeout expires, the DRV2665 must re-enter the 2 ms startup sequence before the next waveform plays. The timeout period is register-selectable to be 5, 10, 15, or 20 ms.

RAMP DOWN BEHAVIOR

If the user leaves the state of the DAC at any level other than mid-scale (0x00), the DAC will automatically ramp down at a safe rate after the timeout period has expired. If the DRV2665 is properly programmed, the ramp down sequence will never be used. It is a failsafe for any unavoidable interruptions to the playback process. Any writes to the FIFO during the ramp down period will be discarded.

ANALOG BYPASS MODE

When the Input_MUX bit is set, the DRV2665 will switch the analog inputs (IN+/IN-) to the high voltage amplifier. While in the analog mode, the gain is still register selectable. Also, the high-voltage amplifier enable is controlled directly via the EN_Override bit, so the EN_Override bit must be set for the boost and amplifier to be active.

ADJUSTABLE BOOST VOLTAGE

The output voltage of the integrated boost converter may be adjusted by a resistive feedback divider between the boost output voltage (VBST) and the feedback pin (FB). The boost voltage should be programmed to a value greater than the maximum peak signal voltage that the user expects to create with the DRV2665 amplifier. Lower boost voltages will achieve better system efficiency when lower amplitude signals are applied, so the user should take care not to use a higher boost voltage than necessary. The maximum allowed boost voltage is 105V.

ADJUSTABLE BOOST CURRENT LIMIT

The current limit of the boost switch may be adjusted via a resistor to ground placed on the REXT pin. The programmed current limit should be less than the rated saturation limit of the inductor to avoid damage to both the inductor and the DRV2665. If the combination of the programmed limit and inductor saturation is not high enough, then the output current of the boost converter will not be high enough to regulate the boost output voltage under heavy load conditions. This will, in turn, cause the boosted rail to sag, possibly causing distortion of the output waveform.

INTERNAL CHARGE PUMP

The DRV2665 has an integrated charge pump to provide adequate gate drive for internal nodes. The output of this charge pump is placed on the VPUMP pin. An X5R or X7R storage capacitor of 0.1 μ F with a voltage rating of 10 V or greater must be placed at this pin.

THERMAL SHUTDOWN

The DRV2665 contains an internal temperature sensor that will shut down both the boost converter and the amplifier when the temperature threshold is exceeded. When the die temperature falls below the threshold, the device will restart operation automatically. Continuous operation of the DRV2665 is not recommended. Most haptic use models only operate the DRV2665 in short bursts. The thermal shutdown function will protect the DRV2665 from damage when overdriven, but usage models which drive the DRV2665 into thermal shutdown should always be avoided.

APPLICATION INFORMATION


DEVICE STARTUP AND SHUTDOWN

The DRV2665 features a fast startup time, which is essential for achieving low latency in haptic applications. When the STANDBY bit is transitioned from low to high, the device enters a low-power standby mode. When the STANDBY bit is transitioned from high to low, the DRV2665 is ready for operation. The DRV2665 logic will automatically control the internal boost converter and amplifier enable signals. The boost converter and amplifier will be enabled only when needed and will otherwise remain in a lower power idle state. When the DRV2665 receives a data byte via the FIFO interface, the boost converter and amplifier will wake up and the FIFO will send the first sample through the internal DAC after the wake-up is completed. In the system application, the entire system latency should be kept to less than 30 ms total to be imperceptible to the end user. At a 2 ms wake-up time, the DRV2665 will be a small percentage of the total system latency.

If the EN_Override bit is set, the device will immediately enter the startup procedure and the boost converter amplifier will remain enabled, bypassing the internal controls. Subsequent transactions will occur immediately with no wake-up overhead, but the boost converter and amplifier will draw quiescent current until the EN_Override bit is cleared by the user.

PROGRAMMING THE BOOST VOLTAGE

The boost output voltage is programmed via two external resistors as shown in the diagram below.



The boost output voltage is given by [Equation 1](#), where $V_{FB} = 1.32 \text{ V}$.

$$V_{\text{BOOST}} = V_{\text{FB}} \left(1 + \frac{R_1}{R_2} \right) \quad (1)$$

V_{BST} should be programmed to a value 5.0 V greater than the largest peak voltage expected in the system to allow adequate amplifier headroom. Since the programming range for the boost voltage extends to 105 V, the leakage current through the resistor divider can become significant. It is recommended that the sum of the resistance of R1 and R2 be greater than 400 k Ω . Note that when resistor values greater than 1 M Ω are used, PCB contamination may cause boost voltage inaccuracy. Exercise caution when soldering large resistances, and clean the area when finished for best results.

R1	R2	GAIN[1:0]	V_{BST}	Full Scale Peak Voltage (V)
402 k Ω	18.2 k Ω	00	30	25
392 k Ω	9.76 k Ω	01	55	50
768 k Ω	13 k Ω	10	80	75
768 k Ω	9.76 k Ω	11	105	100

PROGRAMMING THE BOOST CURRENT LIMIT

The peak current drawn from the supply through the inductor is set solely by the R_{EXT} resistor. Note that this peak current limit is independent of the inductance value chosen, but the inductor should be capable of handling this programmed limit. The relationship of R_{EXT} to I_{LIM} is approximated by [Equation 2](#)

$$R_{\text{EXT}} = \left(K \frac{V_{\text{REF}}}{I_{\text{LIM}}} \right) - R_{\text{INT}} \quad (2)$$

where $K = 10500$, $V_{\text{REF}} = 1.35 \text{ V}$, $R_{\text{INT}} = 60 \Omega$, and I_{LIM} is the desired peak current limit through the inductor.

INDUCTOR SELECTION

Inductor selection plays a critical role in the performance of the DRV2665. The range of recommended inductances is from 3.3 μH to 22 μH . In general, higher inductances within a given manufacturer's inductor series have lower saturation current limits, and vice-versa. When a larger inductance is chosen, the DRV2665 boost converter will automatically run at a lower switching frequency and incur less switching losses; however, larger values of inductance may have higher equivalent series resistance (ESR), which will increase the parasitic inductor losses. Since lower values of inductance generally have higher saturation currents, they are a better choice when attempting to maximize the output current of the boost converter.

PIEZO ACTUATOR SELECTION

There are several key specifications to consider when choosing a piezo actuator for haptics such as dimensions, blocking force, and displacement. However, the key electrical specifications from the driver perspective are voltage rating and capacitance. At the maximum frequency of 500 Hz, the DRV2665 is optimized to drive up to 50 nF at 200 V_{PP} , which is the highest voltage swing capability. It will drive larger capacitances if the programmed boost voltage is lowered and/or the user limits the input frequency range to lower frequencies (e.g. 300 Hz).

BOOST CAPACITOR SELECTION

The boost output voltage may be programmed as high as 105 V. A capacitor with a voltage rating of at least the boost output voltage must be selected. Since ceramic capacitors tend to come in ratings of 100 V or 250 V, a 250 V rated 0.1 μF capacitor of the X5R or X7R type is recommended for the 105 V case. The selected boost capacitor should have a minimum working capacitance of at least 50 nF. For boost voltages from 30 V to 80 V, a 100 V rated or 250 V rated 0.1 μF capacitor is acceptable. For boost voltages less than 30 V, a 50 V, 0.22 μF capacitor is recommended.

LOW-VOLTAGE OPERATION

The lowest gain setting is optimized for 50 V_{PP} with a boost voltage of 30 V. Some applications may not need 50 V_{PP} , so the user may elect to program the boost converter as low as 15 V to improve efficiency. When using boost voltages lower than 30 V, some special considerations are in order. First, to reduce boost ripple to an acceptable level, a 50 V rated, 0.22 μF boost capacitor is recommended. Second, the maximum code range of the digital interface will be limited. For example, the user may elect to program the boost voltage to 25 V, and plan for a maximum drive signal of 40 V_{PP} at the actuator. Any digital code given to the FIFO that is greater than $20 V_P/25 V_P \times 127 = \pm 102$ may induce clipping, so the user should only send digital codes between -102 and 102. Use of codes outside this range for this example may clip or drive the actuator beyond its rating.

THERMAL/LAYOUT CONSIDERATIONS

To achieve optimum device performance, use of the thermal footprint outlined by this datasheet is recommended. See land pattern diagram for exact dimensions. The DRV2665 power pad must be soldered directly to the thermal pad on the printed circuit board. The printed circuit board thermal pad should be connected to the ground net with thermal vias to any existing backside/internal copper ground planes. Connection to a ground plane on the top layer near the corners of the device is also recommended. Another key layout consideration is to keep the boost programming resistors (R1 and R2) as close as possible to the FB pin of the DRV2665. Care should be taken to avoid getting the FB trace near the SW trace.

INPUT FILTER CONSIDERATIONS


When using the analog input mode, an input filter may be required depending on the quality of the source signal provided to the DRV2665. Some key factors to consider are whether the source is generated from a DAC or from PWM and the out-of-band content generated. If proper anti-image rejection filtering is used to eliminate image components, the filter can possibly be eliminated depending on the magnitude of the out-of-band components. If PWM is used, at least a 1st order RC filter is required. The PWM sample rate should be greater than 30 kHz to keep the PWM ripple from reaching the piezo element and dissipating unnecessary power. A 2nd order RC filter may be desirable to further eliminate out-of-band signal content to further drive down power dissipation and eliminate audible noise.

GENERAL I²C OPERATION

The I²C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The bus transfers data serially, one bit at a time. The 8-bit address and data bytes are transferred most-significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. Figure 16 shows a typical sequence. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with a slave device and then waits for an acknowledge condition. The slave device holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection.

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 16.

Use external pull up resistors for the SDA and SCL signals to set the logic-high level for the bus. Pull up resistors between 660 Ω and 4.7 kΩ are recommended. Do not allow the SDA and SCL voltages to exceed the DRV2665 supply voltage, VDD.



T0035-01

Figure 16. Typical I²C Sequence

The DRV2665 operates as an I²C slave with 1.8 V logic thresholds, but can operate up to the VDD voltage. The device address is 0x59 (7-bit), or 1011001 in binary. This is equivalent to 0xB2 (8-bit) for writing and 0xB3 (8-bit) for reading.

SINGLE-BYTE AND MULTIPLE-BYTE TRANSFERS

The serial control interface supports both single-byte and multiple-byte read/write operations for all registers.

During multiple-byte read operations, the DRV2665 responds with data, a byte at a time, starting at the register assigned, as long as the master device continues to respond with acknowledges.

The DRV2665 supports sequential I²C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I²C write transaction has taken place. For I²C sequential write transactions, the register issued then serves as the starting point, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are written.

SINGLE-BYTE WRITE

As shown in Figure 17, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write-data transfer, the read/write bit must be set to 0. After receiving the correct I²C device address and the read/write bit, the DRV2665 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the DRV2665 internal memory address being accessed. After receiving the register byte, the DRV2665 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.

The DRV2665 address is 0x59 (7-bit), or 1011001 in binary.




Figure 17. Single-Byte Write Transfer

MULTIPLE-BYTE WRITE AND INCREMENTAL MULTIPLE-BYTE WRITE

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the DRV2665 as shown in Figure 18. After receiving each data byte, the DRV2665 responds with an acknowledge bit.




Figure 18. Multiple-Byte Write Transfer

SINGLE-BYTE READ

As shown in [Figure 19](#), a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. For the data-read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the DRV2665 address and the read/write bit, the DRV2665 responds with an acknowledge bit. The master then sends the internal memory address byte, after which the DRV2665 issues an acknowledge bit. The master device transmits another start condition followed by the DRV2665 address and the read/write bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the DRV2665 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.

The DRV2665 address is 0x59 (7-bit), or 1011001 in binary.




Figure 19. Single-Byte Read Transfer

MULTIPLE-BYTE READ

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the DRV2665 to the master device as shown in [Figure 20](#). With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 20. Multiple-Byte Read Transfer

DEVICE PROGRAMMING

REGISTER MAP

Address	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00	0x00							FIFOEmpty	FIFOFull
0x01	0x28		ID[3]	ID[2]	ID[1]	ID[0]	Input_MUX	Gain[1]	Gain[0]
0x02	0x40	DEV_RST	STANDBY			Timeout[1]	Timeout[0]	EN_Override	
0x0B	0x00	FIFOData[7]	FIFOData[6]	FIFOData[5]	FIFOData[4]	FIFOData[3]	FIFOData[2]	FIFOData[1]	FIFOData[0]

Status (Address: 0x00)

Bit	7	6	5	4	3	2	1	0
Function							FIFOEmpty	FIFOFull
Type							Read Only	Read Only
Default							1	0

FIFOEmpty Indicates that the internal, 100-byte FIFO is completely empty

FIFOFull Indicates that the internal, 100-byte FIFO is full and can not accept data until another byte has played out through the internal DAC. This bit self-clears after being read by the user.

Control (Address: 0x01)

Bit	7	6	5	4	3	2	1	0
Function		ID[3]	ID[2]	ID[1]	ID[0]	Input_MUX	Gain[1]	Gain[0]
Type		Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write
Default		0	1	0	1	0	0	0

ID[3:0] Identification number for DRV2665.

Input_MUX 0: FIFO input is selected
1: Analog Input is selected

Gain[1:0] See "Gain Control" section for gain description

Control 2 (Address: 0x02)

Bit	7	6	5	4	3	2	1	0
Function	DEV_RST	STANDBY			Timeout[1]	Timeout[0]	EN_Override	
Type	Read/Write	Read/Write			Read/Write	Read/Write	Read/Write	
Default	0	1			0	0	0	

DEV_RST Device Reset. When the DEV_RST bit is set, the device will immediately stop any transaction in process, reset all of its internal registers to their default values as well as put itself in STANDBY mode.

STANDBY Low-Power Standby
0: Device is active and ready to receive a signal
1: Device is in low-power standby mode

Timeout[1:0] Time period between when the FIFO runs empty and the DRV2665 goes into idle mode, powering down the boost converter and amplifier.
0: 5 ms
1: 10 ms
2: 15 ms
3: 20 ms

EN_Override Override bit for the boost converter and amplifier enables
 0: Boost converter and amplifier enables are controlled by DRV2665 logic
 1: Boost converter and amplifier are enabled indefinitely

FIFO (Address: 0x0B)

Bit	7	6	5	4	3	2	1	0
Function	FIFOData[7]	FIFOData[6]	FIFOData[5]	FIFOData[4]	FIFOData[3]	FIFOData[2]	FIFOData[1]	FIFOData[0]
Type	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write
Default	0	0	0	0	0	0	0	0

FIFOData[7:0] Entry point for FIFO data. The user repeatedly writes this register with continuous haptic waveform data during haptic playback. Multi-byte writes to this register are preferred for optimum performance. Data is interpreted as two's-complement.

Initialization

The DRV2665 features an easy to use interface with a simple initialization procedure.

Initialization Procedure

1. Apply power to DRV2665.
2. Wait for 1 millisecond before attempting an I2C write for the DRV2665 to power up.
3. Exit low-power standby mode by clearing the STANDBY bit (Register 2, Bit[6]).
4. If using the digital interface mode, choose the desired timeout period (Register 2, Bit[3:2]).
5. Choose the interface mode, analog or digital (Register 1, Bit[2]), and gain setting (Register 1, Bit[1:0]).
6. If using the digital interface mode, the device is now ready to receive data. If using the analog input mode, set the EN_Override bit (Register 2, Bit[1]) to enable the boost and high-voltage amplifier and begin sending the haptic waveform from the source.

REVISION HISTORY

Changes from Original (May 2012) to Revision A	Page
• Changed from 1 page data sheet to full data sheet in product folder	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV2665RGPR	ACTIVE	QFN	RGP	20	3000	RoHS & Green	NIPDAU	Level-4-260C-72 HR	-40 to 70	2665	Samples
DRV2665RGPT	ACTIVE	QFN	RGP	20	250	RoHS & Green	NIPDAU	Level-4-260C-72 HR	-40 to 70	2665	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2665RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV2665RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV2665RGPR	QFN	RGP	20	3000	367.0	367.0	35.0
DRV2665RGPT	QFN	RGP	20	250	210.0	185.0	35.0


GENERIC PACKAGE VIEW

RGP 20

VQFN - 1 mm max height


4 x 4, 0.5 mm pitch

VERY THIN QUAD FLATPACK



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224735/A



4219028/A 12/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


VQFN - 1 mm max height

RGP0020D

PLASTIC QUAD FLATPACK- NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4219028/A 12/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGP0020D

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated