



CSD17313Q2 30-V N-Channel NexFET™ Power MOSFET

1 Features


- Optimized for 5-V Gate Drive
- Ultra-Low Q_g and Q_{gd}
- Low Thermal Resistance
- Pb-Free
- RoHS Compliant
- Halogen-Free
- SON 2-mm x 2-mm Plastic Package

2 Applications

- DC-DC Converters
- Battery and Load Management Applications

3 Description

This 30-V, 24-m Ω , 2-mm x 2-mm SON NexFET™ power MOSFET is designed to minimize losses in power conversion applications and optimized for 5-V gate drive applications. The 2-mm x 2-mm SON offers excellent thermal performance for the size of the package.



Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-Source Voltage	30		V
Q_g	Gate Charge Total (4.5 V)	2.1		nC
Q_{gd}	Gate Charge Gate-to-Drain	0.4		nC
$R_{DS(on)}$	Drain-to-Source On Resistance	$V_{GS} = 3\text{ V}$	31	m Ω
		$V_{GS} = 4.5\text{ V}$	26	m Ω
		$V_{GS} = 8\text{ V}$	24	m Ω
$V_{GS(th)}$	Threshold Voltage	1.3		V

Ordering Information⁽¹⁾

PART NUMBER	QTY	MEDIA	PACKAGE	SHIP
CSD17313Q2	3000	13-Inch Reel	SON 2-mm x 2-mm Plastic Package	Tape and Reel
CSD17313Q2T	250	7-Inch Reel		

(1) For all available packages, see the orderable addendum at the end of the data sheet.


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	+10 / -8	V
I_D	Continuous Drain Current (package limited)	5	A
	Continuous Drain Current (silicon limited), $T_C = 25^\circ\text{C}$	19	
	Continuous Drain Current ⁽¹⁾	7.3	
I_{DM}	Pulsed Drain Current, $T_A = 25^\circ\text{C}$ ⁽²⁾	57	A
P_D	Power Dissipation ⁽¹⁾	2.4	W
	Power Dissipation, $T_C = 25^\circ\text{C}$	17	
T_J , T_{STG}	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ\text{C}$
E_{AS}	Avalanche Energy, Single Pulse, $I_D = 19\text{ A}$, $L = 0.1\text{ mH}$, $R_G = 25\Omega$	18	mJ

(1) Typical $R_{\theta JA} = 53^\circ\text{C/W}$ on a 1-inch², 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.

(2) Max $R_{\theta JC} = 7.4^\circ\text{C/W}$, pulse duration $\leq 100\text{ }\mu\text{s}$, duty cycle $\leq 1\%$.

On State Resistance vs Gate to Source Voltage



Gate Charge




Table of Contents

1 Features	1	6.1 Community Resources.....	7
2 Applications	1	6.2 Trademarks	7
3 Description	1	6.3 Electrostatic Discharge Caution	7
4 Revision History	2	6.4 Glossary	7
5 Specifications	3	7 Mechanical, Packaging, and Orderable Information	8
5.1 Electrical Characteristics.....	3	7.1 Q2 Package Dimensions	8
5.2 Thermal Characteristics	3	7.2 Recommended PCB Pattern.....	9
5.3 Typical MOSFET Characteristics.....	4	7.3 Recommended Stencil Pattern	9
6 Device and Documentation Support	7	7.4 Q2 Tape and Reel Information.....	10

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2013) to Revision E	Page
• Added part number to title	1
• Enhanced description	1
• Added 7-inch reel to <i>Ordering Information</i> table	1
• Updated Continuous Drain Current	1
• Updated pulsed current conditions	1
• Updated Figure 1 to show $R_{\theta JC}$ curves	4
• Added $V_{GS} = 4.5\text{ V}$ line in Figure 8	6
• Updated the SOA in Figure 10	6
• Added Community Resources	7
• Added <i>Device and Documentation</i> section.	10

Changes from Revision C (January 2013) to Revision D	Page
• Changed Figure 10 , Maximum Safe Operating Area	6

Changes from Revision B (October 2010) to Revision C	Page
• Changed the Recommended PCB Pattern.....	9
• Added the Recommended Stencil Pattern	9

Changes from Revision A (March 2010) to Revision B	Page
• Deleted the Package Marking Information section.....	10

Changes from Original (March 2010) to Revision A	Page
• Changed Q_{rr} - Reverse Recovery Charge From: 10.2 nC To: 6.4 nC.....	3

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Drain-to-source leakage	V _{GS} = 0 V, V _{DS} = 24 V			1	μA
I _{GSS}	Gate-to-source leakage	V _{DS} = 0 V, V _{GS} = +10 / −8 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	0.9	1.3	1.8	V
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 3 V, I _D = 4 A		31	42	mΩ
		V _{GS} = 4.5 V, I _D = 4 A		26	32	mΩ
		V _{GS} = 8 V, I _D = 4 A		24	30	mΩ
g _{fs}	Transconductance	V _{DS} = 15 V, I _D = 4 A		16		S
DYNAMIC CHARACTERISTICS						
C _{iss}	Input capacitance	V _{GS} = 0 V, V _{DS} = 15 V, f = 1 MHz		260	340	pF
C _{oss}	Output capacitance			140	180	pF
C _{rss}	Reverse transfer capacitance			13	17	pF
R _G	Series gate resistance			1.3	2.6	Ω
Q _g	Gate charge total (4.5 V)	V _{DS} = 15 V, I _D = 4 A		2.1	2.7	nC
Q _{gd}	Gate charge – gate-to-drain			0.4		nC
Q _{gs}	Gate charge – gate-to-source			0.7		nC
Q _{g(th)}	Gate charge at V _{th}			0.3		nC
Q _{oss}	Output charge	V _{DS} = 13.5 V, V _{GS} = 0 V		3.8		nC
t _{d(on)}	Turn on delay time	V _{DS} = 15 V, V _{GS} = 4.5 V, I _D = 4 A, R _G = 2 Ω		2.8		ns
t _r	Rise time			3.9		ns
t _{d(off)}	Turn off delay time			4.2		ns
t _f	Fall time			1.3		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{SD} = 4 A, V _{GS} = 0 V		0.85	1	V
Q _{rr}	Reverse recovery charge	V _{DD} = 13.5 V, I _F = 4 A, di/dt = 300 A/μs		6.4		nC
t _{rr}	Reverse recovery time			12.9		ns

5.2 Thermal Characteristics


 $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal resistance junction-to-case ⁽¹⁾			7.4	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal resistance junction-to-ambient ⁽¹⁾⁽²⁾			67	$^\circ\text{C}/\text{W}$

- (1) $R_{\theta JC}$ is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design.
- (2) Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.




Max $R_{\theta JA} = 67^{\circ}\text{C/W}$
when mounted on 1-
inch² (6.45-cm²) of 2-
oz. (0.071-mm thick)
Cu.



Max $R_{\theta JA} = 228^{\circ}\text{C/W}$
when mounted on a
minimum pad area of
2-oz. (0.071-mm thick)
Cu.

5.3 Typical MOSFET Characteristics

$T_A = 25^{\circ}\text{C}$ (unless otherwise noted)



Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage

Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


6.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information


7.1 Q2 Package Dimensions



M0175-02


DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.700	0.750	0.800	0.028	0.030	0.032
A1	0.000		0.050	0.000		0.002
b	0.250	0.300	0.350	0.010	0.012	0.014
C	0.203 TYP			0.008 TYP		
D	2.000 TYP			0.080 TYP		
D1	0.900	0.950	1.000	0.036	0.038	0.040
D2	0.300 TYP			0.012 TYP		
E	2.000 TYP			0.080 TYP		
E1	0.900	1.000	1.100	0.036	0.040	0.044
E2	0.280 TYP			0.0112 TYP		
E3	0.470 TYP			0.0188 TYP		
e	0.650 BSC			0.026 TYP		
K	0.280 TYP			0.0112 TYP		
K1	0.350 TYP			0.014 TYP		
K2	0.200 TYP			0.008 TYP		
K3	0.200 TYP			0.008 TYP		
K4	0.470 TYP			0.0188 TYP		
L	0.200	0.25	0.300	0.008	0.010	0.012

7.2 Recommended PCB Pattern




For recommended circuit layout for PCB designs, see application note [SLPA005](#) – Reducing Ringing through PCB Layout Techniques.

7.3 Recommended Stencil Pattern



Note: All dimensions are in mm, unless otherwise specified.

7.4 Q2 Tape and Reel Information



M0168-01

- Notes:
1. Measured from centerline of sprocket hole to centerline of pocket
 2. Cumulative tolerance of 10 sprocket holes is ± 0.20
 3. Other material available
 4. Typical SR of form tape Max 10^8 OHM/SQ
 5. All dimensions are in mm, unless otherwise specified.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD17313Q2	ACTIVE	WSON	DQK	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	1733	Samples
CSD17313Q2T	ACTIVE	WSON	DQK	6	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	1733	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated