

TS3A24159 0.3Ω 双通道 SPDT 双向模拟开关

双通道 2:1 多路复用器和多路信号分离器

1 特性

- 指定的先断后合开关
- 低导通电阻（最大值为 0.3Ω）
- 低电荷注入
- 出色的导通状态电阻匹配
- 低总谐波失真 (THD)
- 1.65V 至 3.6V 单电源运行
- 控制输入兼容 1.8V 逻辑
- 闩锁性能超过 100mA，符合 JESD 78 II 类规范
- 静电放电 (ESD) 性能测试符合 JESD 22 标准
 - 2000V 人体放电模型 (A114-B, II 类)
 - 1000V 充电器件模型 (C101)

2 应用

- 手机
- 个人数字助理 (PDA)
- 便携式仪表
- 音频和视频信号路由
- 低压数据采集系统
- 通信电路
- 调制解调器
- 硬盘
- 计算机外设
- 无线终端和外设

3 说明


TS3A24159 器件是 2 通道单极双投 (SPDT) 双向模拟开关，设计的工作电压为 1.65V 至 3.6V。该器件提供低通态电阻和出色的通态电阻匹配以及先断后合功能，能够防止信号从一个通道传输至另一通道时失真。该器件具有出色的总谐波失真 (THD) 性能、低通态电阻和极低的功耗。由于具有这些特性，该器件适用于各种市场和不同应用。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
TS3A24159	VSSOP (10)	3.00mm × 3.00mm
	VSON (10)	3.00mm × 3.00mm
	DSBGA (10)	1.86mm × 1.35mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

功能方框图



目录



1	特性	1	8.1	Overview	17
2	应用	1	8.2	Functional Block Diagram	17
3	说明	1	8.3	Feature Description	17
4	修订历史记录	2	8.4	Device Functional Modes	17
5	Pin Configuration and Functions	3	9	Application and Implementation	18
6	Specifications	5	9.1	Application Information	18
6.1	Absolute Maximum Ratings	5	9.2	Typical Application	18
6.2	ESD Ratings	5	10	Power Supply Recommendations	20
6.3	Recommended Operating Conditions	5	11	Layout	20
6.4	Thermal Information	6	11.1	Layout Guidelines	20
6.5	Electrical Characteristics for 3-V Supply	6	11.2	Layout Example	20
6.6	Electrical Characteristics for 2.5-V Supply	7	12	器件和文档支持	21
6.7	Electrical Characteristics for 1.8-V Supply	8	12.1	文档支持	21
6.8	Switching Characteristics for a 3-V Supply	10	12.2	社区资源	21
6.9	Switching Characteristics for a 2.5-V Supply	10	12.3	商标	21
6.10	Switching Characteristics for a 1.8-V Supply	10	12.4	静电放电警告	21
6.11	Typical Characteristics	11	12.5	Glossary	21
7	Parameter Measurement Information	13	13	机械、封装和可订购信息	21
8	Detailed Description	17			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


Changes from Revision E (March 2019) to Revision F	Page
• Changed the YZP package image view From: Top-Through View To: Bottom View	4
Changes from Revision D (July 2015) to Revision E	Page
• Changed the YZP Package image and deleted the YZP Package Terminal Assignments table	4
• Changed Turnon time V_{CC} (Full) value From: 2.3 V to 2.7 V To: 2.7 V to 3.6 V in <i>Switching Characteristics for a 3-V Supply</i>	10
• Changed Turnon time V_{CC} (Full) value From: 2.3 V to 2.7 V To: 2.7 V to 3.6 V in <i>Switching Characteristics for a 2.5-V Supply</i>	10
Changes from Revision C (February 2008) to Revision D	Page
• 已添加 添加了引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和 实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分和机械、封装和可订购信息 部分	1
• 通篇将 $V+$ 更改为 V_{CC} 以符合 JEDEC 标准	1

5 Pin Configuration and Functions



Pin Functions - VSSOP and VSON

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V _{CC}	—	Power Supply
2	NO1	I/O	Normally Open Signal Path
3	COM1	I/O	Common Signal Path
4	IN1	I	Digital Control to Connect COM to NO or NC
5	NC1	I/O	Normally Closed Signal Path
6	GND	—	Ground
7	NC2	I/O	Normally Closed Signal Path
8	IN2	I	Digital Control to Connect COM to NO or NC
9	COM2	I/O	Common Signal Path
10	NO2	I/O	Normally Open Signal Path



Pin Functions - DSBGA

PIN		I/O	DESCRIPTION
NO.	NAME		
A1	NC1	I/O	Normally Closed Signal Path
A2	GND	—	Ground
A3	NC2	I/O	Normally Closed Signal Path
B1	IN1	I	Digital Control to Connect COM to NO or NC
B3	IN2	I	Digital Control to Connect COM to NO or NC
C1	COM1	I/O	Common Signal Path
C3	COM2	I/O	Common Signal Path
D1	NO1	I/O	Normally Open Signal Path
D2	V _{CC}	—	Power Supply
D3	NO2	I/O	Normally Open Signal Path

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾		−0.5	3.6	V
V _{NC} V _{NO} V _{COM}	Signal voltage ⁽³⁾⁽⁴⁾		−0.5	V _{CC} + 0.5	V
I _{I/O}	Analog port diode current	V _{NC} , V _{NO} , V _{COM} < 0	−50	50	mA
I _{INC} I _{INO} I _{ICOM}	ON-state switch current	V _{NC} , V _{NO} , V _{COM} = 0 to V _{CC}	−300	300	mA
	ON-state peak switch current ⁽⁵⁾		−500	500	
V _{IN}	Digital input voltage		−0.5	3.6	V
I _{IK}	Digital input clamp current ⁽³⁾	V _I < 0	−50		mA
I _{CC}	Continuous current through V _{CC}			100	mA
I _{GND}	Continuous current through GND		−100		mA
T _{stg}	Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) This value is limited to 5.5 V maximum.
- (5) Pulse at 1-ms duration <10% duty cycle

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 ⁽²⁾	1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply Voltage	1.65	3.6	V
V _{NC} V _{NO} V _{COM}	Signal Voltage	0	V _{CC}	V
V _{IN}	Digital Input Voltage	0	V _{CC}	V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3A24159			UNIT
		DGS (VSSOP)	DRC (VSON)	YZP (DSBGA)	
		10 PINS	10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	154	49.4	90.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	37.9	71.2	0.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	83.6	23.8	8.3	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.4	2.2	3.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	82.2	23.8	8.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	6.1	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics for 3-V Supply

V_{CC} = 2.7 V to 3.6 V, T_A = –40°C to 85°C (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
Analog signal range	V _{COM} , V _{NO} , V _{NC}			0		V _{CC}	V
Peak ON resistance	r _{peak}	0 ≤ (V _{NO} or V _{NC}) ≤ V _{CC} , I _{COM} = –100 mA, Switch ON, See Figure 10	25°C Full	2.7 V	0.2	0.3 0.35	Ω
ON-state resistance	r _{on}	V _{NO} or V _{NC} = 2 V, I _{COM} = –100 mA, Switch ON, See Figure 10	25°C Full	2.7 V	0.26	0.3 0.34	Ω
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 2 V, 0.8 V, I _{COM} = –100 mA, Switch ON, See Figure 10	25°C Full	2.7 V	0.01	0.05 0.05	Ω
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NO} or V _{NC}) ≤ V _{CC} , I _{COM} = –100 mA, Switch ON, See Figure 10	25°C	2.7 V	0.13		Ω
		V _{NO} or V _{NC} = 2 V, 0.8 V, I _{COM} = –100 mA, Switch ON, See Figure 10	25°C Full	2.7 V	0.01	0.04 0.05	Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 1 V, V _{COM} = 3 V, or V _{NC} or V _{NO} = 3 V, V _{COM} = 1 V, Switch OFF, See Figure 11	25°C Full	3.6 V	–10	10 50	nA
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 1 V, V _{COM} = Open, or V _{NC} or V _{NO} = 3 V, V _{COM} = Open, Switch ON, See Figure 12	25°C Full	3.6 V	–10	10 100	nA
COM ON leakage current	I _{COM(ON)}	V _{NC} or V _{NO} = Open, V _{COM} = 1 V, or V _{NC} or V _{NO} = Open, V _{COM} = 3 V, Switch ON, See Figure 12	25°C Full	3.6 V	–10	10 100	nA
DIGITAL CONTROL INPUTS (IN1, IN2)⁽²⁾							
Input logic high	V _{IH}		Full		1.4		V
Input logic low	V _{IL}		Full			0.5	V
Input leakage current	I _{IH} , I _{IL}	V _I = 3.6 V or 0	25°C Full	3.6 V	–40	5 40 50	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

Electrical Characteristics for 3-V Supply (continued)

 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
DYNAMIC							
Charge injection Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1 \text{ nF}$, See Figure 19	25°C	3 V		9		pC
NC, NO OFF capacitance $C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{CC}$ or GND, Switch OFF, See Figure 13	25°C	3 V		90		pF
NC, NO ON capacitance $C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_{CC}$ or GND, Switch ON, See Figure 13	25°C	3 V		224		pF
COM ON capacitance $C_{COM(ON)}$	$V_{COM} = V_{CC}$ or GND, Switch ON, See Figure 13	25°C	3 V		250		pF
Digital input capacitance C_I	$V_{IN} = V_{CC}$ or GND, See Figure 13	25°C	3 V		2		pF
Bandwidth BW	$R_L = 50 \Omega$, Switch ON, See Figure 16	25°C	3 V		23		MHz
OFF isolation O_{ISO}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See Figure 17	25°C	3 V		-72		dB
Crosstalk X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See Figure 18	25°C	3 V		-96		dB
Total harmonic distortion THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 20	25°C	3 V		0.003%		
SUPPLY							
Positive supply current I_{CC}	$V_{IN} = V_{CC}$ or GND	25°C	3.6 V		15	100	nA
		Full			1		μA

6.6 Electrical Characteristics for 2.5-V Supply

 $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
Analog signal range V_{COM} , V_{NO} , V_{NC}				0		V_{CC}	V
Peak ON resistance r_{peak}	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}$, $I_{COM} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C Full	2.3 V		0.35 0.45		Ω
ON-state resistance r_{on}	V_{NO} or $V_{NC} = 1.8 \text{ V}$, $I_{COM} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C Full	2.3 V			0.4	Ω
ON-state resistance match between channels Δr_{on}	V_{NO} or $V_{NC} = 1.8 \text{ V}$, 0.8 V , $I_{COM} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C Full	2.3 V		0.01 0.05	0.05 0.05	Ω
ON-state resistance flatness $r_{on(flat)}$	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}$, $I_{COM} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C	2.3 V		0.05		Ω
	V_{NO} or $V_{NC} = 0.8 \text{ V}$, 1.8 V , $I_{COM} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C			0.03	0.08	
		Full				0.1	
NC, NO OFF leakage current $I_{NC(OFF)}$, $I_{NO(OFF)}$	V_{NC} or $V_{NO} = 0.5 \text{ V}$, $V_{COM} = 2.2 \text{ V}$, or V_{NC} or $V_{NO} = 2.2 \text{ V}$, $V_{COM} = 0.5 \text{ V}$, Switch OFF, See Figure 11	25°C Full	2.7 V	-10 -50		10 50	nA
NC, NO ON leakage current $I_{NC(ON)}$, $I_{NO(ON)}$	V_{NC} or $V_{NO} = 0.5 \text{ V}$, $V_{COM} = \text{Open}$, or V_{NC} or $V_{NO} = 2.2 \text{ V}$, $V_{COM} = \text{Open}$, Switch ON, See Figure 12	25°C Full	2.7 V	-10 -100		10 100	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Electrical Characteristics for 2.5-V Supply (continued)

 $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
ANALOG SWITCH (continued)							
COM ON leakage current $I_{COM(ON)}$	V_{NC} or $V_{NO} = \text{Open}$, $V_{COM} = 0.5 \text{ V}$, or V_{NC} or $V_{NO} = \text{Open}$, $V_{COM} = 2.2 \text{ V}$, Switch ON, See Figure 12	25°C Full	2.7 V	-10 -100		10 100	nA
DIGITAL CONTROL INPUTS (IN1, IN2) ⁽²⁾							
Input logic high V_{IH}		Full		1.25			V
Input logic low V_{IL}		Full				0.5	V
Input leakage current I_{IH} , I_{IL}	$V_I = 2.7 \text{ V or } 0$	25°C Full	2.7 V	-40 -50	5	40 50	nA
DYNAMIC							
Charge injection Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1 \text{ nF}$, See Figure 19	25°C	2.5 V		8		pC
NC, NO OFF capacitance $C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{CC}$ or GND, Switch OFF, See Figure 13	25°C	2.5 V		90		pF
NC, NO ON capacitance $C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_{CC}$ or GND, Switch ON, See Figure 13	25°C	2.5 V		250		pF
COM ON capacitance $C_{COM(ON)}$	$V_{COM} = V_{CC}$ or GND, Switch ON, See Figure 13	25°C	2.5 V		250		pF
Digital input capacitance C_i	$V_I = V_{CC}$ or GND, See Figure 13	25°C	2.5 V		2		pF
Bandwidth BW	$R_L = 50 \Omega$, Switch ON, See Figure 16	25°C	2.5 V		23		MHz
OFF isolation O_{ISO}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See Figure 17	25°C	2.5 V		-72		dB
Crosstalk X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See Figure 18	25°C	2.5 V		-96		dB
Total harmonic distortion THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 20	25°C	2.5 V		0.003%		
SUPPLY							
Positive supply current I_{CC}	$V_I = V_{CC}$ or GND	25°C Full	2.7 V		10 700	100	nA

(2) All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

6.7 Electrical Characteristics for 1.8-V Supply

 $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
Analog signal range V_{COM} , V_{NO} , V_{NC}				0		V_{CC}	V
Peak ON resistance r_{peak}	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}$, $I_{COM} = -2 \text{ mA}$, Switch ON, See Figure 10	25°C Full	1.65 V		0.4 0.8	0.7	Ω
ON-state resistance r_{on}	V_{NO} or $V_{NC} = 1.5 \text{ V}$, $I_{COM} = -2 \text{ mA}$, Switch ON, See Figure 10	25°C Full	1.65 V		0.3 0.5	0.45	Ω

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Electrical Characteristics for 1.8-V Supply (continued)

 $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
ANALOG SWITCH (continued)							
ON-state resistance match between channels Δr_{on}	V_{NO} or $V_{NC} = 0.6 \text{ V, } 1.5 \text{ V}$, $I_{COM} = -2 \text{ mA}$, Switch ON, See Figure 10	25°C Full	1.65 V	0.02	0.04	0.05	Ω
ON-state resistance flatness $r_{on(flat)}$	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}$, $I_{COM} = -2 \text{ mA}$, Switch ON, See Figure 10	25°C	1.65 V	0.13			Ω
	V_{NO} or $V_{NC} = 0.6 \text{ V, } 1.5 \text{ V}$, $I_{COM} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C Full		0.08	0.15	0.2	
NC, NO OFF leakage current $I_{NC(OFF)}$, $I_{NO(OFF)}$	V_{NC} or $V_{NO} = 0.3 \text{ V}$, $V_{COM} = 1.65 \text{ V}$, or V_{NC} or $V_{NO} = 1.65 \text{ V}$, $V_{COM} = 0.3 \text{ V}$, Switch OFF, See Figure 11	25°C Full	1.95	-10		10	nA
				-50		50	
NC, NO ON leakage current $I_{NC(ON)}$, $I_{NO(ON)}$	V_{NC} or $V_{NO} = 0.3 \text{ V}$, $V_{COM} = \text{Open}$, or V_{NC} or $V_{NO} = 1.65 \text{ V}$, $V_{COM} = \text{Open}$, Switch ON, See Figure 12	25°C Full	1.95 V	-10		10	nA
				-100		100	
COM ON leakage current $I_{COM(ON)}$	V_{NC} or $V_{NO} = \text{Open}$, $V_{COM} = 0.3 \text{ V}$, or V_{NC} or $V_{NO} = \text{Open}$, $V_{COM} = 1.65 \text{ V}$, Switch ON, See Figure 12	25°C Full	1.95 V	-10		10	nA
				-100		100	
DIGITAL CONTROL INPUTS (IN1, IN2) ⁽²⁾							
Input logic high V_{IH}		Full		1			V
Input logic low V_{IL}		Full				0.4	V
Input leakage current I_{IH} , I_{IL}	$V_I = 1.95 \text{ V or } 0$	25°C Full	1.95 V	-40	5	40	nA
				-50		50	
DYNAMIC							
Charge injection Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1 \text{ nF}$, See Figure 19	25°C	1.8 V		5		pC
NC, NO OFF capacitance $C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{CC}$ or GND, Switch OFF, See Figure 13	25°C	1.8 V		90		pF
NC, NO ON capacitance $C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_{CC}$ or GND, Switch ON, See Figure 13	25°C	1.8 V		250		pF
COM ON capacitance $C_{COM(ON)}$	$V_{COM} = V_{CC}$ or GND, Switch ON, See Figure 13	25°C	1.8 V		250		pF
Digital input capacitance C_{IN}	$V_I = V_{CC}$ or GND, See Figure 13	25°C	1.8 V		2		pF
Bandwidth BW	$R_L = 50 \Omega$, Switch ON, See Figure 16	25°C	1.8 V		23		MHz
OFF isolation O_{ISO}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See Figure 17	25°C	1.8 V		-73		dB
Crosstalk X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See Figure 18	25°C	1.8 V		-97		dB
Total harmonic distortion THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 20	25°C	1.8 V		0.005%		
SUPPLY							
Positive supply current I_{CC}	$V_I = V_{CC}$ or GND	25°C Full	1.95 V		100	50	nA
						700	

(2) All unused digital inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

6.8 Switching Characteristics for a 3-V Supply

 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
Dynamic							
Turnon time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 14	25°C	3.0 V	20	35	ns
			Full	2.7 V to 3.6 V		40	
Turnoff time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 14	25°C	3.0 V	12	25	ns
			Full	2.7 V to 3.6 V		30	
Break-before-make time	$V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 15	25°C	3.0 V	1	10	ns
			Full	2.7 V to 3.6 V	0.5	30	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.9 Switching Characteristics for a 2.5-V Supply

 $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
Dynamic							
Turnon time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 14	25°C	2.5 V	23	45	ns
			Full	2.3 V to 2.7 V		50	
Turnoff time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 14	25°C	2.5 V	17	27	ns
			Full	2.3 V to 2.7 V		30	
Break-before-make time	$V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 15	25°C	2.5 V	2	14	ns
			Full	2.3 V to 2.7 V	1	35	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.10 Switching Characteristics for a 1.8-V Supply

 $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
Dynamic							
Turnon time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 14	25°C	1.8 V	53	75	ns
			Full	1.65 V to 1.96 V		80	
Turnoff time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 14	25°C	1.8 V	24	35	ns
			Full	1.65 V to 1.96 V		40	
Break-before-make time	$V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$	$C_L = 35 \text{ pF}$, See Figure 15	25°C	1.8 V	2	30	ns
			Full	1.65 V to 1.96 V	1	50	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.11 Typical Characteristics




Figure 1. r_{on} vs V_{COM}
($V_{CC} = 1.65$ V)




Figure 2. r_{on} vs V_{COM}
($V_{CC} = 2.3$ V)




Figure 3. r_{on} vs V_{COM}
($V_{CC} = 2.7$ V)




Figure 4. Charge Injection (Q_C) vs V_{COM}
($T_A = 25^\circ\text{C}$)




Figure 5. t_{ON} and t_{OFF} vs Supply Voltage
($T_A = 25^\circ\text{C}$)




Figure 6. Bandwidth

Typical Characteristics (continued)




Figure 7. OFF Isolation




Figure 8. Crosstalk




Figure 9. Total Harmonic Distortion vs Frequency

7 Parameter Measurement Information




Figure 10. ON-State Resistance




Figure 11. OFF-State Leakage Current
($I_{NC(OFF)}$, $I_{NC(PWROFF)}$, $I_{NO(OFF)}$, $I_{NO(PWROFF)}$, $I_{COM(OFF)}$, $I_{COM(PWROFF)}$)




Figure 12. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)






Figure 13. Capacitance C_I , $C_{NC(OFF)}$, $C_{NO(OFF)}$, $C_{NC(ON)}$, $C_{NO(ON)}$



- (1) All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r < 5\text{ ns}$, $t_f < 5\text{ ns}$.
- (2) C_L includes probe and jig capacitance.

Figure 14. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



- (1) All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r < 5\text{ ns}$, $t_f < 5\text{ ns}$.
- (2) C_L includes probe and jig capacitance.

Figure 15. Break-Before-Make Time (t_{BBM})




Figure 16. Bandwidth (BW)




Figure 17. OFF Isolation (O_{ISO})






Figure 18. Crosstalk (X_{TALK})



- A. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- B. C_L includes probe and jig capacitance.

Figure 19. Charge Injection (Q_C)


- A. C_L includes probe and jig capacitance.


Figure 20. Total Harmonic Distortion (THD)

8 Detailed Description

8.1 Overview

The TS3A24159 is a 2-channel single-pole double-throw (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistance, and consumes very low power. These are some of the features make this device suitable for a variety of markets and many different applications.

8.2 Functional Block Diagram



8.3 Feature Description

The TS3A24159 device is bidirectional with two single-pole, double-throw switches. Each of the two switches are controlled independently by two digital signals.

8.4 Device Functional Modes

Table 1. Function Table

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The switch of the TS3A23159 device is bidirectional. Hence, NO, NC and COM pins can be used as both inputs or outputs.

9.2 Typical Application



9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are within the specified ranges to ensure proper performance.

Table 2. Design Parameters

		MIN	MAX	UNIT
V _{CC}	Supply Voltage	1.65	3.6	V
V _{NC} V _{NO} V _{COM}	Signal Voltage	0	V _{CC}	V
V _{IN}	Digital Input Voltage	0	V _{CC}	V

9.2.2 Detailed Design Procedure

The TS3A23159 device can be properly operated without any external components. However, it is recommended that unused pins must be connected to ground through a 50-Ω resistor to prevent signal reflections back into the device. It is also recommended that the digital control pins (IN1 and IN2) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS3A23159 input/output signal swing through NO and COM are dependant of the supply voltage VCC.

9.2.3 Application Curve




Figure 21. r_{ON} vs V_{COM}

10 Power Supply Recommendations


- Proper power-supply sequencing is recommended for all CMOS devices.
- Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device.
- Always sequence VCC on first, followed by NO or COM.
- Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components.
- A 0.1-μF capacitor, connected from VCC to GND, is adequate for most applications.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended. Bypass capacitors must be used on power supplies. Short trace lengths should be used to avoid excessive loading.

11.2 Layout Example



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

如需相关文档，请参阅以下资源：《慢速或浮点 CMOS 输入的影响》(SCBA004)。

12.2 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A24159DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q, L8R)	Samples
TS3A24159DGSRG4	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q, L8R)	Samples
TS3A24159DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159YZPR	ACTIVE	DSBGA	YZP	10	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	L87	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A24159DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3A24159DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3A24159YZPR	DSBGA	YZP	10	3000	178.0	9.2	1.49	1.99	0.63	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A24159DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3A24159DRCR	VSON	DRC	10	3000	853.0	449.0	35.0
TS3A24159YZPR	DSBGA	YZP	10	3000	220.0	220.0	35.0

EXAMPLE BOARD LAYOUT


YZP0010

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4219350/B 11/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).

EXAMPLE STENCIL DESIGN

YZP0010

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY




SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4219350/B 11/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



4221984/A 05/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT



DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DRC 10


VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4218878/B 07/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司