







THVD1400, THVD1420 ZHCSN11B - DECEMBER 2020 - REVISED OCTOBER 2021

采用小型封装、具有 ±12kV IEC ESD 保护功能的 THVD1400、THVD1420 3.3V 至 5V RS-485 收发器

1 特性

- 符合或超出 TIA/EIA-485A 标准要求
- 3V至5.5V电源电压
- 半双工 RS-422/RS-485
- 数据速率
 - THVD1400 : 500kbps - THVD1420: 12Mbps
- 总线 I/O 保护
 - ±16kV HBM ESD
 - ±12kV IEC 61000-4-2 接触放电
 - ±15kV IEC 61000-4-2 空气间隙放电
 - ±4kV IEC 61000-4-4 快速瞬变脉冲
 - ±16V 总线故障保护(总线引脚上的绝对最大电
- 小型、节省空间的 8 引脚 SOT 封装选项 (2.1mm x 1.2mm)
 - 请参阅布局示例,了解采用标准 SOIC-8 封装的 共同布局
- 工业级工作温度范围:-40°C至 125°C
- 用于噪声抑制的较大接收器滞后
- 低功耗
 - 低待机电源电流: < 1µA
 - 运行期间静态电流:1.5mA(典型值)
- 适用于热插拔功能的无干扰上电/断电
- 开路、短路和空闲总线失效防护
- 1/8 单位负载 (多达 256 个总线节点)

2 应用

- 工厂自动化与控制
- 楼宇自动化
- 电网基础设施
- 电机驱动器
- 电力输送
- 工业运输
- HVAC 系统
- 视频监控
- 智能电表

说明

THVD1400 和 THVD1420 是强大的半双工 RS-485 收 发器,适用于工业应用。这些总线引脚可耐受高级别的 IEC 接触放电 ESD 事件,因此无需使用其他系统级保 护元件。

这些器件由 3 至 5.5V 单电源供电。总线引脚具备宽共 模电压范围和低输入泄漏,从而使这些器件适用于长线 缆上的多点应用。

THVD1400 和 THVD1420 可采用便于插接的业界通用 8 引脚 SOIC 封装,以及业界先进的小型 SOT 封装。 这些器件的额定温度范围为 - 40°C 至 125°C。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
THVD1400	SOT (8)	2.1mm x 1.2mm
THVD1420	SOIC (8)	4.90mm × 3.91mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附






Table of Contents

1 特性	7.3 Feature Description	13
2 应用		
3 Revision History		15
4 Pin Configuration and Functions		15
5 Specifications		15
5.1 Absolute Maximum Ratings		19
5.2 ESD Ratings		21
5.3 ESD Ratings [IEC]	40 4 1 4 0 1 1 11	21
5.4 Recommended Operating Conditions		21
5.5 Thermal Information		<mark>23</mark>
5.6 Power Dissipation Characteristics		23
5.7 Electrical Characteristics		23
5.8 Switching Characteristics (THVD1400)		<mark>23</mark>
5.9 Switching Characteristics (THVD1420)		
5.10 Typical Characteristics		
6 Parameter Measurement Information1		
7 Detailed Description1		
7.1 Overview1		23
7.2 Functional Block Diagrams1		

3 Revision History

注:以前版本的页码可能与当前版本的页码不同

	Changes from Revision A (April 2021) to Revision B (October 2021)	Page
•	将 <i>特性</i> 部分的 IEC ESD 接触额定值从 8kV 更改为 12kV	1
•	Changed HBM rating for non-bus pins from 1kV to 4kV in the ESD Ratings table	4
•	Changed the IEC ESD contact rating for bus pins from 8kV to 12kV in the ESD Ratings [IEC] table	le4
•	Updated the V _{IH} max specification for the logic input pins from V _{CC} to 5.5 V in the <i>Recommended Conditions</i> table	
•	Updated IEC ESD Contact rating from 8 kV to 12 kV in the Features Description section	13
•	Updated IEC ESD Contact rating from 8 kV to 12 kV in the <i>Transient Protection</i> section	17
С	Changes from Revision * (December 2020) to Revision A (April 2021)	Page
-	向 <i>特性</i> 添加了:请参阅布局示例	1
-	向 <i>特性</i> 添加了:请参阅布局示例	1
•	向 <i>特性</i> 添加了:请参阅布局示例	1
•	向 <i>特性</i> 添加了:请参阅布局示例	1 1 9

4 Pin Configuration and Functions




图 4-1. SOIC-8 (D), SOT-8 (DRL) Package, Top View

表 4-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.		DESCRIPTION		
R	1	Digital output	Receive data output		
RE	2	Digital input	Receiver enable, active low (internal 2-M Ω pull-up)		
DE	3	Digital input	Driver enable, active high (internal 2-M Ω pull-down)		
D	4	Digital input	Driver data input		
GND	5	Ground	Device ground		
Α	6	Bus input/output	Bus I/O port, A (complementary to B)		
В	7	Bus input/output	Bus I/O port, B (complementary to A)		
V _{CC}	8	Power	3.3-V to 5-V supply		

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (see (1))

		MIN	MAX	UNIT
V _{CC}	Supply voltage	- 0.5	7	V
V _L	Input voltage at any logic pin (D, DE or RE)	- 0.3	5.7	V
V _A , V _B	Voltage at A or B inputs	- 16	16	V
Io	Receiver output current	- 24	24	mA
T _J	Junction temperature		170	°C
T _{STG}	Storage temperature	- 65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus terminals (A, B) and GND	±16,000	V
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All other pins	±4,000	V
V(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾		±1,500	1 V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings [IEC]

			VALUE	UNIT
	Electrostatic discharge	IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND	±12,000	
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND	±15,000	V
	Electrostatic discharge	IEC 61000-4-4 EFT (Fast transient or burst), bus terminals and GND	±4,000	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

5.4 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3	5	5.5	V
V _{ID}	Differential input voltage	rential input voltage			12	V
VI	Input voltage at any bus terminal ⁽¹⁾		- 7		12	V
V _{IH}	High-level input voltage (driver, driver-ena	ble, and receiver-enable inputs)	2		5.5	V
V _{IL}	Low-level input voltage (driver, driver-ena	ole, and receiver-enable inputs)	0		0.8	V
	Output ourrant	Driver	- 60		60	mA
I _O	Output current	Receiver	- 8		8	
R _L	Differential load resistance		54	60		Ω
1/t _{UI}	Signaling rate: THVD1400				500	kbps
1/t _{UI}	Signaling rate: THVD1420				12	Mbps
TJ	Junction temperature		- 40		150	°C
T _A (2)	Operating ambient temperature		- 40		125	°C
T _{SHDN}	Thermal shutdown threshold (temperature	e rising)	150	170		°C
T _{HYS}	Thermal shutdown hysteresis			15		°C

- (1) The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- (2) Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.

5.5 Thermal Information

		THVD1400,		
	THERMAL METRIC(1)	DRL (SOT)	D (SOIC)	UNIT
		8 PINS	8 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	112.2	126.0	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	28.4	66.2	°C/W
R ₀ JB	Junction-to-board thermal resistance	22.1	69.4	°C/W
ψJT	Junction-to-top characterization parameter	1.2	18.7	°C/W
ψ _{ЈВ}	Junction-to-board characterization parameter	22.0	68.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Power Dissipation Characteristics

	PARAMETER		TEST CONDITIONS	VALUE	UNIT
Power dissipation, driver and receiver enabled, V _{CC} = 5.5 V, T _A = 125°C, 50% duty cycle square-wave signal at maximum signaling rate (THVD1400) Power dissipation, driver and receiver enabled, V _{CC} = 5.5 V, T _A = 125°C, 50% duty cycle square-wave signal at maximum signaling rate (THVD1420)		Unterminated	$R_L = 300 \Omega$, $C_L = 50 pF$	145	
	RS-422 load	RL = 100 Ω, CL = 50 pF	175	mW	
		RS-485 load	RL = 54 Ω , CL = 50 pF	235	
		Unterminated	$R_L = 300 \Omega$, $C_L = 50 pF$	175	
	125°C, 50% duty cycle square-wave signal at maximum signaling rate	RS-422 load	R _L = 100 Ω, C _L = 50 pF	200	mW
		RS-485 load	R _L = 54 Ω, C _L = 50 pF	250	



5.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver							
		R _L = 60 Ω , -7 V \leqslant V _{test} \leqslant 12 V		1.5	2		
	Driver differential-output voltage	RL = 60 Ω , -7 V \leqslant Vtest \leqslant 12 V, 4.5 V \leqslant See \boxtimes 6-1 Vcc \leqslant 5.5 V		2.1	3		
V _{OD}	magnitude	R _L = 100 Ω, C _L = 50 pF		2	2.5		V
		$R_L = 54 \Omega$, $C_L = 50 pF$	See 图 6-2	1.5	2		
		R _L = 54 Ω , 4.5 V \leqslant V _{cc} \leqslant 5.5 V		2.1	3		
Δ V _{OD}	Change in magnitude of driver differential-output voltage			- 50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	R_L = 54 Ω or 100 Ω, C_L = 50 pF	See 图 6-2	1	V _{CC} / 2	3	V
ΔV _{OC}	Change in differential driver common-mode output voltage			- 50		50	mV
V _{OC(PP)}	Peak-to-peak driver common- mode output voltage	$R_L = 54 \Omega$, $C_L = 50 pF$, $V_{CC} = 5 V$	See 图 6-2		520		mV
V _{OC(PP)}	Peak-to-peak driver common- mode output voltage	R_L = 54 Ω , C_L = 50 pF, V_{CC} = 3.3 V	See 图 6-2		250		mV
I _{OS}	Driver short-circuit output current	DE = V_{CC} , -7 V \leq [V_A or V_B] \leq 12 V, or A pi	n shorted to B pin	-250		250	mA
Receiver							
l _i	Bus input current (driver	DE = 0 V, V _{CC} = 0 V or 5.5 V	V _I = 12 V		75	100	μA
'1	disabled)	DE - 0 V, VEC - 0 V 01 3.3 V	$V_I = -7 V$	- 97	- 70		μΛ
V _{IT+}	Positive-going receiver differential-input voltage threshold				- 70	- 45	mV
V _{IT} -	Negative-going receiver differential-input voltage threshold	$-7 \text{ V} \leqslant \text{V}_{\text{CM}} \leqslant 12 \text{ V}$		- 200	- 150		mV
V _{HYS} ⁽¹⁾	Receiver differential-input voltage threshold hysteresis (V _{IT+} - V _{IT-})			30	50		mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -4 mA		V _{CC} - 0.4	V _{CC} - 0.2		V
V _{OL}	Receiver low-level output voltage	I _{OL} = 4 mA			0.2	0.4	V
l _{OZ}	Receiver high-impedance output current	$V_O = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$		- 1		1	μΑ
Logic							
I _{IN}	Input current (D, DE, RE)			- 5		5	μA
Supply				•			

5.7 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN TYP	MAX	UNIT
			Both driver and receiver enabled	DE = V _{CC} , RE = 0, no load	1500	1800	
		V _{CC} = 3.6	Driver enabled and receiver disabled		1000	1500	μА
	Supply current (quiescent)	V	Driver disabled and receiver enabled	DE = 0, RE = 0, no load	700	900	
Icc			Both driver and receiver disabled	DE = 0 , RE = V _{CC} , no load	0.1	1	
		V _{CC} = 5.5	Driver and receiver enabled	DE = V _{CC} , RE = 0, no load	1700	3000	
			Driver enabled, receiver disabled		1300	2500	
			Driver disabled, receiver enabled	DE = 0, RE = 0, no load	800	1000	μА
			Both driver and receiver disabled	DE = 0, RE = V _{CC} , no load	0.1	1	

⁽¹⁾ Under any specific conditions, $V_{\text{IT+}}$ is specified to be at least V_{HYS} higher than $V_{\text{IT-}}$.

5.8 Switching Characteristics (THVD1400)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	MIN	TYP	MAX	UNIT	
Driver							
t _r , t _f	Driver differential output rise and fall times			200	400	600	ns
t _{PHL} , t _{PLH}	Driver propagation delay	See 图 6-3			250	500	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}					15	ns
t _{PHZ} , t _{PLZ}	Driver disable time				80	200	ns
	Driver enable time	Receiver enabled	See 图 6-4 and 图 6-5		200	650	ns
t _{PZH} , t _{PZL}		Receiver disabled			4	10	μs
Receiver	•					'	
t _r , t _f	Receiver output rise and fall times				13	20	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	See 图 6-6			60	110	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					7	ns
t _{PHZ} , t _{PLZ}	Receiver disable time		See 27 6.7		30	60	ns
t _{PZL(1)} ,		Driver enabled	See 图 6-7		60	150	ns
$t_{PZH(1)}$ $t_{PZL(2)}$, $t_{PZH(2)}$	Receiver enable time	Driver disabled	See 图 6-8		4	10	μs

5.9 Switching Characteristics (THVD1420)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Driver							
t _r , t _f	Driver differential output rise and fall times				15	25	ns
t _{PHL} , t _{PLH}	Driver propagation delay	See 图 6-3			20	38	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}					3.5	ns
t _{PHZ} , t _{PLZ}	Driver disable time				15	38	ns
	B: 11 #	Receiver enabled	See 图 6-4 and 图 6-5		15	70	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled			4	10	μs
Receiver		1	1				

5.9 Switching Characteristics (THVD1420) (continued)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
t _r , t _f	Receiver output rise and fall times				10	16	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	See 图 6-6			40	75	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					5	ns
t _{PHZ} , t _{PLZ}	Receiver disable time		See 图 6-7		15	25	ns
t _{PZL(1)} ,		Driver enabled	- See ⊠ 0-7		25	170	ns
t _{PZH(1)} t _{PZL(2)} , t _{PZH(2)}	Receiver enable time	Driver disabled	See 图 6-8		4	10	μs

5.10 Typical Characteristics





5.10 Typical Characteristics (continued)





6 Parameter Measurement Information





图 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load







图 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load







图 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays







图 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load







图 6-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load









图 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays







图 6-7. Measurement of Receiver Enable/Disable Times With Driver Enabled






图 6-8. Measurement of Receiver Enable Times With Driver Disabled

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The THVD1400 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 500 kbps. The THVD1420 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 12 Mbps.

7.2 Functional Block Diagrams



7.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±12 kV (Contact Discharge), ±15 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV.

7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	ENABLE OUTPUTS		FUNCTION
D	DE	Α	В	TONOTION
Н	Н	Н	L	Actively drive bus high
L	Н	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus high by default

表 7-1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).



表 7-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FUNCTION
V _{IT+} < V _{ID}	L	Н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT-}	L	L	Receive valid bus low
Х	Н	Z	Receiver disabled
Х	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

8 Application Information Disclaimer

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The THVD1400 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




图 8-1. Typical RS-485 Network With Half-Duplex Transceivers

8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 方程式 1.

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD1400 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

8.2.1.4 Receiver Failsafe

The differential receivers of the THVD1400 are failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- · Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{HYS} (the separation between V_{IT+} and V_{IT-}). As shown in the *Receiver Function Table*, differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT+} threshold, and the receiver output is high. Only when the differential input is more than V_{HYS} below V_{IT+} does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{IT+} .

8.2.1.5 Transient Protection

The bus pins of the THVD1400 transceiver family include on-chip ESD protection against ± 16 -kV HBM and ± 12 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.




图 8-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

⊗ 8-3 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




图 8-3. Power Comparison of ESD, EFT, and Surge Transients

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. 8 8-4 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




图 8-4. Comparison of Transient Energies



8.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. 8-5 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. 8-1 shows the associated bill of materials.




图 8-5. Transient Protection Against Surge Transients for Half-Duplex Devices

	₹ 0-1. Bill of Materials											
DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER									
XCVR	RS-485 transceiver	THVD1400	TI									
R1	10- Ω , pulse-proof thick-film resistor	CRCW0603010RJNEAHP	Vishay									
R2	10-52, pulse-proof trick-fillit resistor	CINOW00030 TORSINEALTF	Visitay									
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns									

表 8-1. Bill of Materials

8.2.3 Application Curves




图 8-6. THVD1400 waveforms at 500 kbps, V_{CC} = 5V

9 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple



present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

10 Layout

10.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use 1-k Ω to 10-k Ω pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

10.2 Layout Example




图 10-1. Layout Example for SOIC package






图 10-2. Layout Example for Co-layout of SOIC (D) and SOT (DRL)

11 Device and Documentation Support

11.1 Device Support

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 11-Feb-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THVD1400DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400	Samples
THVD1400DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	T400	Samples
THVD1420DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1420	Samples
THVD1420DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	T420	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 11-Feb-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jan-2022

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are norminal	Ι		<u> </u>	000			4.0		140		147	D: 4
Device	Туре	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1400DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	8.0	4.0	8.0	Q3
THVD1420DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1420DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jan-2022



*All dimensions are nominal

7 til diritoriorio di o rioritiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1400DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
THVD1420DR	SOIC	D	8	2500	853.0	449.0	35.0
THVD1420DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司