











TPS3702-Q1

ZHCSDQ6B - APRIL 2015 - REVISED DECEMBER 2015

# TPS3702-Q1 高精度、过压和欠压监视器


# 特性


- 符合 AEC-Q100 标准:
  - 器件温度 1 级: -40°C 至 125°C 的环境运行温 度范围
  - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类
  - 器件组件充电模式 (CDM) ESD 分类等级 C4B
- 输入电压范围: 2V 至 18V
- 高阈值精度:
  - 0.25% (典型值)
  - 0.9% (-40°C 至 125°C)
- 已针对 1V 和 5V 之间的标称电源轨优化的固定窗 口阈值
- 用于过压和欠压指示的开漏输出
- 内部毛刺抑制功能
- 可使用 SET 引脚调整阈值
- 低静态电流: 7µA (典型值)
- 内部阈值滞后: 0.55% 和 1.0%
- 小外形尺寸晶体管 (SOT)-6 封装

# 2 应用范围

- 汽车安全 应用范围
- 信息娱乐
- 现场可编程门阵列 (FPGA) 和专用集成电路 (ASIC) 应用
- 基于数字信号处理器 (DSP) 的系统
- 前置摄像头
- 后视摄像头
- 汽车雷达系统

#### 精度与温度间的关系







#### 3 说明

TPS3702-Q1 是一款集成型过压和欠压窗口比较器,其采用小型 SOT-6 封装。这款高精度电压检测器非常适合电源容限较窄且由低压电源轨供电运行的系统。该器件提供有 0.55% 和 1.0% 两个低阈值滞后选项,可防止在受监视电源电压处于其标称工作范围内时出现错误的复位信号。并且内置有毛刺抑制功能和噪声滤波器,进一步消除了错误信号所导致的错误复位。

TPS3702-Q1 无需使用任何外部电阻即可设置过压和欠压复位阈值,因此进一步提高了总体精度、减小了解决方案尺寸并降低了解决方案的成本。每款器件的两种可用阈值电压可使用 SET 引脚进行选择。独立的SENSE 输入引脚和 VDD 引脚可满足安全关键型和高可靠性系统对于冗余的需求。该器件还 为 OV 和 UV 引脚提供了独立复位输出;可采用开漏配置将 UV 和 OV 引脚连接在一起。


该器件的静态电流典型值低至 7μA内工作。 TPS3702-Q1 适用于汽车 应用 , 符合 AEC-Q100 1 级标准。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS3702-Q1	SOT (6)	2.90mm x 1.60mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 典型应用电路



12 机械、封装和可订购信息......22



目录		
日 8 9 10 11	Application and Implementation 8.1 Application Information 8.2 Typical Application Power Supply Recommendations Layout 10.1 Layout Guidelines 10.2 Layout Example 器件和文档支持	
	11.2 文档支持 11.3 社区资源 11.4 商标	22 22 22
	8	7.4 Device Functional Modes


# 4 修订历史记录

7.1 Overview ...... 11

Changes from Revision A (May 2015) to Revision B		
• Changed Operating junction temperature maximum specification in Absolute Maximum Ratings table	5	
Changes from Original (April 2015) to Revision A	Page	
• 已发布为量产数据	1	



# **5 Pin Configuration and Functions**



# **Pin Functions**

P	PIN		DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	UV	0	Active-low, open-drain undervoltage output. This pin goes low when the SENSE voltage falls below the internally set undervoltage threshold ( $V_{\rm IT}$ ). See the timing diagram in $\boxtimes$ 1 for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up voltage.
2	GND	_	Ground
3	SENSE	I	Input for the monitored supply voltage rail. When the SENSE voltage goes below the undervoltage threshold, the UV pin is driven low.  When the SENSE voltage goes above the overvoltage threshold, the OV pin is driven low.
4	SET	1	Use this pin to configure the threshold voltages. Refer to 表 3 for the desired configuration.
5	VDD	I	Supply voltage input pin. To power the device, connect a voltage supply (within the range of 2 V and 18 V) to VDD.  Good analog design practice is to place a 0.1-µF ceramic capacitor close to this pin.
6	OV	0	Active-low, open-drain overvoltage output. This pin goes low when the SENSE voltage rises above the internally set overvoltage threshold (V <sub>IT+</sub> ). See the timing diagram in ₹ 1 for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up voltage.



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		I	ΛIN	MAX	UNIT
	$V_{DD}$	-	0.3	20	V
Voltage	$V_{UV}, V_{OV}$	-	0.3	20	V
	V <sub>SENSE</sub> , V <sub>SET</sub>	-	0.3	7	V
Current	I <sub>UV</sub> , I <sub>OV</sub>			±40	mA
Continuous total power dissipation		See	the The	ermal Information	
Operating junction temperature, $T_J^{(2)}$		-	-40	150	°C
Storage temperature, T <sub>stg</sub>		-	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD}$	Supply pin voltage	2	18	V
V <sub>SENSE</sub>	Input pin voltage	0	6.5	V
V <sub>SET</sub>	SET pin voltage	0	6.5	V
$V_{UV}, V_{OV}$	Output pin voltage	0	18	V
$I_{UV}$ , $I_{OV}$	Output pin current	0.3	10	mA
R <sub>PU</sub>	Pull-up resistor	2.2	10,000	kΩ

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DDC (SOT)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	201.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.8	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>2)</sup> As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics

At 2 V  $\leq$  V<sub>DD</sub>  $\leq$  18 V, 1 V  $\leq$  V<sub>SENSE</sub>  $\leq$  5 V, and over the operating free-air temperature range of  $-40^{\circ}$ C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage range		2		18	V
V <sub>IT+(OV)</sub>	Positive-going threshold accuracy	$V_{SET} \le V_{IL(SET)}, V_{SET} \ge V_{IH(SET)}$	-0.9%	±0.25%	0.9%	
V <sub>IT-(UV)</sub>	Negative-going threshold accuracy	$V_{SET} \le V_{IL(SET)}, V_{SET} \ge V_{IH(SET)}$	-0.9%	±0.25%	0.9%	
V <sub>HYS</sub>	Hysteresis voltage <sup>(1)</sup>	TPS3702x <b>X</b> x	0.3%	0.55%	0.8%	
V <sub>(POR)</sub>	Power-on reset voltage (2)	$V_{OL(max)} = 0.25 \text{ V}, I_{OUT} = 15 \mu\text{A}$			0.8	V
	Complex assument	V <sub>DD</sub> = 2 V		6.0	10	
$I_{DD}$	Supply current	V <sub>DD</sub> ≥ 5 V		7.0	12	μΑ
I <sub>SENSE</sub>	Input current, SENSE pin	V <sub>SENSE</sub> = 5 V		1	1.5	μΑ
I <sub>SET</sub>	Internal pull-up current, SET pin	V <sub>DD</sub> = 18 V, SET pin = GND		600		nA
		V <sub>DD</sub> = 1.3 V, I <sub>OUT</sub> = 0.4 mA			250	
$V_{OL}$	Low-level output voltage	V <sub>DD</sub> = 2 V, I <sub>OUT</sub> = 3 mA			250	mV
		V <sub>DD</sub> = 5 V, I <sub>OUT</sub> = 5 mA			250	
V <sub>IL(set)</sub>	Low-level SET pin input voltage				250	mV
V <sub>IH(set)</sub>	High-level SET pin input voltage		750			mV
I <sub>D(leak)</sub>		$V_{PU} = V_{DD}$			300	Λ
I <sub>LKG(od)</sub>	Open-drain output leakage current	V <sub>DD</sub> = 2 V, V <sub>PU</sub> = 18 V			300	nA
UVLO	Undervoltage lockout <sup>(3)</sup>	V <sub>DD</sub> falling	1.3		1.7	V

<sup>(1)</sup> Hysteresis is 0.55% of the nominal trip point.
(2) The outputs are undetermined below V<sub>(POR)</sub>.
(3) When V<sub>DD</sub> falls below UVLO, UV is driven low and OV goes to high impedance.



# 6.6 Timing Requirements

At  $V_{DD}$  = 2 V, 2.5% input overdrive<sup>(1)</sup> with  $R_{PU}$  = 10 k $\Omega$ ,  $V_{OH}$  = 0.9 x  $V_{DD}$ , and  $V_{OL}$  = 400 mV, unless otherwise noted.  $R_{PU}$  refers to the pull-up resistor at the UV and OV pins.

		MIN NO	M MAX	UNIT
t <sub>pd(HL)</sub>	High-to-low propagation delay <sup>(2)</sup>		19	μs
t <sub>pd(LH)</sub>	Low-to-high propagation delay <sup>(2)</sup>	;	35	μs
t <sub>R</sub>	Output rise time <sup>(3)</sup>	2	.2	μs
t <sub>F</sub>	Output fall time <sup>(3)</sup>	0.3	22	μs
t <sub>SD</sub>	Startup delay <sup>(4)</sup>	30	00	μs

- Overdrive =  $|(V_{(VDD)} / V_{IT} 1) \times 100\%|$ . High-to-low and low-to-high refers to the transition at the SENSE pin. Output transitions from 10% to 90% for rise times and 90% to 10% for fall times. During the power-on sequence,  $V_{DD}$  must be at or above 2 V for at least  $t_{SD}$  before the output is in the correct state. (3) (4)





图 1. Timing Diagram



#### 6.7 Typical Characteristics


At  $T_J = 25$ °C,  $V_{DD} = 3$  V, and  $R_{PU} = 10$  k $\Omega$ , unless otherwise noted.






# Typical Characteristics (接下页)

At  $T_J$  = 25°C,  $V_{DD}$  = 3 V, and  $R_{PU}$  = 10 k $\Omega$ , unless otherwise noted.





# Typical Characteristics (接下页)





# 7 Detailed Description

#### 7.1 Overview

The TPS3702-Q1 family of devices combines two comparators and a precision reference for overvoltage and undervoltage detection. The TPS3702-Q1 features a wide supply voltage range (2 V to 18 V) and highly accurate window threshold voltages (0.9% over temperature). The TPS3702-Q1 is designed for systems that require an active low signal if the voltage from the monitored power supply exits the accuracy band. The outputs can be pulled up to 18 V and can sink up to 10 mA.


Unlike many other window comparators, the TPS3702-Q1 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors.

The TPS3702-Q1 is designed to assert active low output signals when the monitored voltage is outside the window band. The relationship between the monitored voltage and the states of the outputs is shown in 表 1.

CONDITION	OUTPUT	STATUS
SENSE < V <sub>IT-(UV)</sub>	UV low	UV is asserted
SENSE > V <sub>IT-(UV)</sub> + V <sub>HYS</sub>	UV high	UV is high impedance
SENSE > V <sub>IT+(OV)</sub>	OV low	OV is asserted
SENSE < V <sub>IT+(OV)</sub> - V <sub>HYS</sub>	OV high	OV is high impedance

表 1. Truth Table

# 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Input (SENSE)

The TPS3702-Q1 combines two comparators with a precision reference voltage and a trimmed resistor divider. Only a single external input is monitored by the two comparators because the resistor divider is internal to the device. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Both comparators also include built-in hysteresis that provides some noise immunity and ensures stable operation.

The SENSE input can vary from ground to 6.5 V (7.0 V, absolute maximum), regardless of the device supply voltage used. Although not required in most cases, for noisy applications good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the SENSE input in order to reduce sensitivity to transient voltages on the monitored signal.

For the undervoltage comparator, the undervoltage output is driven to logic low when the SENSE voltage drops below the undervoltage falling threshold,  $V_{IT-(UV)}$ . When the voltage exceeds the undervoltage rising threshold,  $V_{IT+(UV)}$  (which is  $V_{IT-(UV)} + V_{HYS}$ ), the undervoltage output goes to a high-impedance state; see  $\boxtimes$  1.

For the overvoltage comparator, the overvoltage output is driven to logic low when the voltage at SENSE exceeds the overvoltage rising threshold,  $V_{IT+(OV)}$ . When the voltage drops below the overvoltage falling threshold,  $V_{IT-(OV)}$  (which is  $V_{IT+(OV)} - V_{HYS}$ ), the overvoltage output goes to a high-impedance state; see 图 1. Together, these two comparators form a window-detection function as described in the *Window Comparator Considerations* section. Also see the *器件命名规则* section.

#### 7.3.2 Outputs (UV, OV)

In a typical TPS3702-Q1 application, the outputs are connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the outputs are connected to the enable input of a voltage regulator [such as a dc-dc converter or low-dropout regulator (LDO)].

The TPS3702-Q1 provides two open-drain outputs (UV and OV) and uses pull-up resistors to hold these lines high when the output goes to a high-impedance state. Connect the pull-up resistors to the proper voltage rails to enable the outputs to be connected to other devices at the correct interface voltage levels. The TPS3702-Q1 outputs can be pulled up to 18 V, independent of the device supply voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by  $V_{\rm OL}$ , output capacitive loading, and output leakage current ( $I_{\rm D(leak)}$ ). These values are specified in the *Electrical Characteristics* table. Use wired-OR logic to merge the undervoltage and overvoltage signals into one logic signal that goes low if either outputs are asserted because of a fault condition.

表 1 describes how the outputs are either asserted low or high impedance. See 图 1 for a timing diagram that describes the relationship between the threshold voltages and the respective output.

#### 7.3.3 User-Configurable Accuracy Band (SET)

The TPS3702-Q1 has an innovative feature allowing each device to be set for one of two accuracy bands, 表 3 describes the available accuracy bands with nominal thresholds ranging from  $\pm 2\%$  to  $\pm 10\%$  of the monitored rail nominal voltage. Forcing the voltage on the SET pin above the high-level SET pin input voltage,  $V_{IH(SET)}$ , sets the thresholds for the tighter window whereas forcing the voltage on the SET pin below the low-level SET pin input voltage,  $V_{IL(SET)}$ , sets the thresholds for the wider window.

Using the TPS3702Cxxx-Q1 as an example, when  $V_{SET} \ge V_{IH(SET)}$  the nominal thresholds are set to ±4% (see \$\begin{align\*} 15 \)). Thus, when the positive-going and negative-going accounted for, the device outputs an active low signal for voltage excursions outside a ±4.9% band (worst case), which is calculated by taking the nominal threshold percentage for that given part number and adding that value to the threshold accuracy found in the *Specifications* section. Similarly, when  $V_{SET} \le V_{IL(SET)}$ , the nominal thresholds are set to ±9% and the device outputs an active low signal for voltage excursions outside the ±9.9% band (worst case).

The ability for the user to change the accuracy band allows a system to programmatically change the accuracy band during certain conditions. One example is during system start up when the monitored voltage can be slightly outside its typical accuracy specifications but a reset signal is not desired. In this case,  $V_{SET}$  can be set below  $V_{IL(SET)}$  to detect voltage excursions outside the 10% band and, after the system is fully started up,  $V_{SET}$  can be pulled higher than  $V_{IH(SET)}$ , thus tightening the band to  $\pm 5\%$ .



# Feature Description (接下页)




图 15. TPS3702Cxxx User-Configurable Accuracy Bands

Another benefit of allowing the user to change the accuracy band is the reduction in qualification costs. Users who have multiple rail monitoring needs (such as some rails that must be within ±5% of the nominal voltage and other rails that must be within ±10% of the same nominal voltage) benefit by only having to spend the time and money qualifying one device instead of two.

#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation $(V_{DD} > UVLO)$

When the voltage on VDD is greater than UVLO for approximately 300  $\mu$ s ( $t_{SD}$ ), the undervoltage and overvoltage signals correspond to the voltage on the SENSE pin; see  $\frac{1}{5}$  1.

# 7.4.2 Undervoltage Lockout ( $V_{(POR)} < V_{DD} < UVLO$ )

When the voltage on VDD is less than the device UVLO voltage but greater than the power-on reset voltage  $(V_{(POR)})$ , the undervoltage output is asserted and the overvoltage output is high impedance, regardless of the voltage on SENSE.

#### 7.4.3 Power-On Reset $(V_{DD} < V_{(POR)})$

When the voltage on VDD is lower than the required voltage to internally pull the asserted output to GND  $(V_{(POR)})$ , both outputs are undefined and are not to be relied upon for proper device function.



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information




图 16. Window Comparator Operation

The following sections show the connection configurations and the voltage limitations for each configuration.



# Application Information (接下页)

#### 8.1.1 Window Comparator Considerations

The inverting and noninverting configurations of the comparators form a window-comparator detection circuit by using the internal resistor divider. The internal resistor divider allows for set voltage thresholds that already account for the tolerances of the resistors in the resistor divider. The UV and OV pins signal undervoltage and overvoltage conditions, respectively, on the SENSE pin, as shown in  $\boxed{8}$  17.




图 17. Window Comparator Schematic

The TPS3702-Q1 flags the overvoltage or undervoltage conditions with the most accuracy in order to ensure proper system operation. The highest accuracy threshold voltages are  $V_{IT-(UV)}$  and  $V_{IT+(OV)}$ , and correspond with the falling SENSE undervoltage flag and the rising SENSE overvoltage flag, respectively. These thresholds represent the accuracy when the monitored voltage changes from being within the desired window (when both the undervoltage and overvoltage outputs are high) to when the monitored voltage goes outside the desired window, indicating a fault condition. If the monitored voltage is outside of the valid window ( $V_{SENSE}$  is less than the undervoltage limit,  $V_{IT-(UV)}$ , or greater than overvoltage limit,  $V_{IT+(OV)}$ ), then the SENSE threshold voltages to enter into the valid window are  $V_{IT+(UV)} = V_{IT-(UV)} + V_{HYS}$  or  $V_{IT-(OV)} = V_{IT+(OV)} - V_{HYS}$ .



# Application Information (接下页)

# 8.1.2 Input and Output Configurations

图 18 to 图 20 illustrate examples of the various input and output configurations.




图 18. Interfacing to Voltages Other Than  $V_{DD}$ 




图 19. Monitoring the Same Voltage as  $V_{\text{DD}}$  with Wired-OR Logic



# Application Information (接下页)




图 20. Monitoring a Voltage Other Than V<sub>DD</sub> with Wired-OR Logic

Note that the SENSE input can also monitor voltages that are higher than  $V_{\text{SENSE (max)}}$  or that may not be designed for rail voltages with the use of an external resistor divider network. If a resistor divider is used to reduce the voltage on the SENSE pin, ensure that the  $I_{\text{SENSE}}$  current is accounted for so the accuracy is not unexpectedly affected. As a general approximation, the current flowing through the resistor divider to ground must be greater than 100 times the current going into the SENSE pin. See application report *Optimizing Resistor Dividers at a Comparator Input* (SLVA450) for a more in-depth discussion on setting an external resistor divider.

#### 8.1.3 Immunity to SENSE Pin Voltage Transients

The TPS3702-Q1 is immune to short voltage transient spikes on the input pins. Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much the  $V_{SENSE}$  exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the outputs (UV and OV). Threshold overdrive is calculated as a percent of the threshold in question, as shown in  $\Delta \vec{x}$  1:

Overdrive = 
$$|(V_{SENSE} / V_{IT} - 1) \times 100\%|$$

where:

• 
$$V_{IT}$$
 is either  $V_{IT-}$  or  $V_{IT+}$  for UV or OV. (1)

8 to 11 illustrate the  $V_{SENSE}$  minimum detectable pulse versus overdrive, and can be used to visualize the relationship that overdrive has on propagation delay.



#### 8.2 Typical Application




图 21. ±5% Window Monitoring for SOC Power Rails

#### 8.2.1 Design Requirements

表 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
	3.3-V nominal, with alerts if outside of ±5% of 3.3 V (including device accuracy)	Worst case $V_{IT+(OV)} = 3.463 \text{ V } (4.94\%),$ Worst case $V_{IT-(UV)} = 3.139 \text{ V } (4.86\%)$
Monitored rails	1.8-V nominal, with alerts if outside of ±5% of 1.8 V (including device accuracy)	Worst case $V_{IT+(OV)} = 1.889 \text{ V } (4.94\%),$ Worst case $V_{IT-(UV)} = 1.712 \text{ V } (4.86\%)$
	1.2-V nominal, with alerts if outside of ±5% of 1.2 V (including device accuracy)	Worst case $V_{IT+(OV)} = 1.259 \text{ V } (4.94\%),$ Worst case $V_{IT-(UV)} = 1.142 \text{ V } (4.86\%)$
Output logic voltage	3.3-V CMOS	3.3-V CMOS
Maximum device current consumption	50 μA	40.5 μA (max), 24 μA (typ)


# 8.2.2 Detailed Design Procedure

Determine which version of the TPS3702-Q1 best suits the application nominal rail and window tolerances. See 表 3 for selecting the appropriate device number for the application needs. If the nominal rail voltage to be monitored is not listed as an option, a resistor divider can be used to reduce the voltage to a nominal voltage that is available. The current I<sub>SENSE</sub> causes an error in the voltage detected at the SENSE pin because the SENSE current only flows through the resistor at the top of the resistor divider. The larger the current through the resistor divider to ground, the smaller this error will be. To optimize this resistor divider, refer to application report Optimizing Resistor Dividers at a Comparator Input (SLVA450) for more information.

When the outputs switch to the high-Z state, the rise time of the UV or OV node depends on the pull-up resistance and the capacitance on that node. Choose pull-up resistors that satisfy both the downstream timing requirements and the sink current required to have a  $V_{OL}$  low enough for the application; 10-k $\Omega$  to 1-M $\Omega$  resistors are a good choice for low-capacitive loads.



# 8.2.3 Application Curves



# 9 Power Supply Recommendations

The TPS3702-Q1 is designed to operate from an input voltage supply range between 2 V and 18 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1-µF capacitor between the VDD pin and the GND pin. This device has a 20-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 20 V, additional precautions must be taken.

# 10 Layout

#### 10.1 Layout Guidelines

- Place the VDD decoupling capacitor close to the device.
- Avoid using long traces for the VDD supply node. The VDD capacitor (C<sub>VDD</sub>), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VDD voltage.

# 10.2 Layout Example




图 25. Recommended Layout



# 11 器件和文档支持

# 11.1 器件支持

#### 11.1.1 开发支持

#### 11.1.1.1 评估模块

评估模块 (EVM) 可与 TPS3702 配套使用,帮助评估初始电路性能。TPS3702CX33EVM-683 评估模块(和相关的用户指南)可在德州仪器 (TI) 网站上的产品文件夹中获取,也可直接从 TI 网上商店购买。

#### 11.1.2 器件命名规则

表 3 以 TPS3702CX33-Q1 为例,介绍如何根据器件部件号确定器件的功能。

表 3. 器件命名约定

	命名规则	值
	<b>山石</b> 然则	——————————————————————————————————————
	A	SET 引脚高电平 = ±2%, SET 引脚低电平 = ±6%
С	В	SET 引脚高电平 = ±3%, SET 引脚低电平 = ±7%
(标称阈值,受监视电压标称值的百分比)	С	SET 引脚高电平 = ±4%, SET 引脚低电平 = ±9%
	D	SET 引脚高电平 = ±5%, SET 引脚低电平 = ±10%
X	X	0.55%
(滞后选项)	Y	1.0%
	10	1.0V
	12	1.2V
33 (受监视电压标称值选项)	18	1.8V
(文皿优电压协协直延次)	33	3.3V
	50	5.0V
Q1 (汽车版本)	_	_

表 4 列出了 TPS3702 系列的已发布版本,其中包括标称欠压和过压阈值。有关表 3 中所列的其他选项的详细信息和可用性,请联系制造商,最低订购量适用。

表 4. 已发布器件的阈值

产品	标称电源 (V)	滞后 (%)	UV 阈值 (V) SET ≤ V <sub>IL(SET)</sub>	UV 阈值 (V) SET ≥ V <sub>IH(SET)</sub>	OV 阈值 (V) SET ≤ V <sub>IL(SET)</sub>	OV 阈值 (V) SET ≥ V <sub>IH(SET)</sub>
TPS3702CX10	1.0	0.5	0.91	0.96	1.09	1.04
TPS3702CX12	1.2	0.5	1.09	1.15	1.31	1.25
TPS3702AX18	1.8	0.5	1.69	1.76	1.91	1.84
TPS3702CX18	1.8	0.5	1.64	1.73	1.96	1.87
TPS3702AX33	3.3	0.5	3.10	3.23	3.50	3.37
TPS3702CX33	3.3	0.5	3.00	3.17	3.60	3.43
TPS3702CX50	5.0	0.5	4.55	4.80	5.45	5.20



#### 11.2 文档支持

#### 11.2.1 相关文档

优化比较器输入上的电阻分压器, SLVA450

《TPS3702CX33EVM-683 评估模块》, SBVU026

#### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS3702AX18QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFIO	Samples
TPS3702AX33QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFEO	Samples
TPS3702CX10QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFGO	Samples
TPS3702CX12QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFFO	Samples
TPS3702CX18QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFJO	Samples
TPS3702CX33QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFHO	Samples
TPS3702CX50QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZFWO	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2021


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3702AX18QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3702AX33QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3702CX10QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3702CX12QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3702CX18QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3702CX33QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3702CX50QDDCRQ1	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 7-Jan-2021




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3702AX18QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3702AX33QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3702CX10QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3702CX12QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3702CX18QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3702CX33QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3702CX50QDDCRQ1	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0



SOT




# NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.



SOT




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOT



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司