

# TCA9546A 具有复位功能的低压 4 通道 I<sup>2</sup>C 和系统管理总线 (SMBus) 开关

## 1 特性

- 4 选 1 双向转换开关
- 与 I<sup>2</sup>C 总线和 SMBus 兼容
- 低电平有效复位输入
- 三个地址引脚，I<sup>2</sup>C 总线上最多支持八个 TCA9546A 器件
- 通过 I<sup>2</sup>C 总线进行通道选择，可任意组合
- 上电时所有开关通道取消选定
- 低 R<sub>ON</sub> 开关
- 支持在 1.8V、2.5V、3.3V 和 5V 总线间进行电压电平转换
- 上电时无干扰
- 支持热插入
- 低待机电流
- 工作电源电压范围为 1.65V 至 5.5V
- 5.5V 耐压输入
- 0 至 400kHz 时钟频率
- 闩锁性能超过 100mA，符合 JESD 78 规范
- ESD 保护性能超过 JESD 22 规范要求
  - 4000V 人体放电模型 (A114-A)
  - 1500V 充电器件模型 (C101)

## 2 应用

- 服务器
- 路由器（电信交换设备）
- 工厂自动化
- 具有 I<sup>2</sup>C 从器件地址冲突（多个完全一样的温度传感器）的产品

## 3 说明

TCA9546A 是一款通过 I<sup>2</sup>C 总线控制的四路双向转换开关。串行时钟/串行数据 (SCL/SDA) 上行对分散到四个下行对，或者通道。根据可编程控制寄存器的内容，可选择任一单独 SC<sub>n</sub>/SD<sub>n</sub> 通道或者通道组合。

一个低电平有效 ( $\overline{\text{RESET}}$ ) 输入使得 TCA9546A 能够在其中一个下行 I<sup>2</sup>C 总线长时间处于低电平状态时恢复。将  $\overline{\text{RESET}}$  下拉为低电平会使 I<sup>2</sup>C 状态机复位，并且使所有通道取消选中，这一功能与内部加电复位功能的作用一样。


开关上建有导通栅极，这样 VCC 端子引脚便可用于限制 TCA9546A 传递的最大高压。这允许在每个对上使用不同的总线电压，以便 1.8V、2.5V 或 3.3V 部件可以在没有任何额外保护的情况下与 5V 部件通信。对于每个通道，外部上拉电阻器将总线电压上拉至所需的电压电平。所有 I/O 引脚为 5.5V 耐压。

器件信息<sup>(1)</sup>

| 器件名称     | 封装         | 封装尺寸（标称值）       |
|----------|------------|-----------------|
| TCA9546A | TSSOP (16) | 5.00mm x 4.40mm |
|          | SOIC (16)  | 9.90mm x 3.91mm |

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

简化应用示意图



## 目录


|          |  |           |           |                                       |           |
|----------|--|-----------|-----------|---------------------------------------|-----------|
| <b>1</b> | <b>特性</b>                                      | <b>1</b>  | 8.3       | Feature Description                   | 11        |
| <b>2</b> | <b>应用</b>                                      | <b>1</b>  | 8.4       | Device Functional Modes               | 11        |
| <b>3</b> | <b>说明</b>                                      | <b>1</b>  | 8.5       | Programming                           | 11        |
| <b>4</b> | <b>修订历史记录</b>                                  | <b>2</b>  | 8.6       | Control Register                      | 14        |
| <b>5</b> | <b>Pin Configuration and Functions</b>         | <b>3</b>  | <b>9</b>  | <b>Application and Implementation</b> | <b>16</b> |
| <b>6</b> | <b>Specifications</b>                          | <b>4</b>  | 9.1       | Application Information               | 16        |
| 6.1      | Absolute Maximum Ratings                       | 4         | 9.2       | Typical Application                   | 16        |
| 6.2      | ESD Ratings                                    | 4         | <b>10</b> | <b>Power Supply Recommendations</b>   | <b>19</b> |
| 6.3      | Recommended Operating Conditions               | 4         | 10.1      | Power-On Reset Requirements           | 19        |
| 6.4      | Thermal Information                            | 4         | <b>11</b> | <b>Layout</b>                         | <b>21</b> |
| 6.5      | Electrical Characteristics                     | 5         | 11.1      | Layout Guidelines                     | 21        |
| 6.6      | I <sup>2</sup> C Interface Timing Requirements | 6         | 11.2      | Layout Example                        | 21        |
| 6.7      | Switching Characteristics                      | 6         | <b>12</b> | <b>器件和文档支持</b>                        | <b>22</b> |
| 6.8      | Interrupt and Reset Timing Requirements        | 7         | 12.1      | 接收文档更新通知                              | 22        |
| 6.9      | Typical Characteristics                        | 7         | 12.2      | 支持资源                                  | 22        |
| <b>7</b> | <b>Parameter Measurement Information</b>       | <b>8</b>  | 12.3      | 商标                                    | 22        |
| <b>8</b> | <b>Detailed Description</b>                    | <b>10</b> | 12.4      | 静电放电警告                                | 22        |
| 8.1      | Overview                                       | 10        | 12.5      | Glossary                              | 22        |
| 8.2      | Functional Block Diagram                       | 10        | <b>13</b> | <b>机械、封装和可订购信息</b>                    | <b>22</b> |

## 4 修订历史记录

| Changes from Revision A (February 2015) to Revision B                                     | Page |
|---|------|
| • Changed the Pin Configuration image appearance  | 3    |
| • Changed $V_{CC} = 3.3\text{ V}$ to $V_{CC} = 2.5\text{ V}$ in <a href="#">Figure 15</a> | 16   |

| Changes from Original (April 2014) to Revision A    | Page |
|---|------|
| • 已添加 向数据表添加了 D 封装                                  | 1    |
| • Changed Handling Ratings table to ESD Ratings.    | 4    |
| • Added D package to the Thermal Information table. | 4    |

## 5 Pin Configuration and Functions



### Pin Functions

| PIN   |     | DESCRIPTION   |
|-------|-----|---|
| NAME  | NO. |   |
| A0    | 1   | Address input 0. Connect directly to V <sub>CC</sub> or ground.   |
| A1    | 2   | Address input 1. Connect directly to V <sub>CC</sub> or ground.   |
| RESET | 3   | Active low reset input. Connect to V <sub>CC</sub> or V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor, if not used. |
| SD0   | 4   | Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.  |
| SC0   | 5   | Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.   |
| SD1   | 6   | Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.  |
| SC1   | 7   | Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.   |
| GND   | 8   | Ground  |
| SD2   | 9   | Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.  |
| SC2   | 10  | Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.   |
| SD3   | 11  | Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.  |
| SC3   | 12  | Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.   |
| A2    | 13  | Address input 2. Connect directly to V <sub>CC</sub> or ground.   |
| SCL   | 14  | Serial clock line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.                                      |
| SDA   | 15  | Serial data line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.                                       |
| VCC   | 16  | Supply power  |

(1) V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the master I<sup>2</sup>C master reference voltage and V<sub>DPU0</sub>-V<sub>DPU3</sub> are the slave channel reference voltages.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                  |  | MIN  | MAX  | UNIT |
|------------------|--|------|------|------|
| V <sub>CC</sub>  | Supply voltage range                       | −0.5 | 7    | V    |
| V <sub>I</sub>   | Input voltage range <sup>(2)</sup>         | −0.5 | 7    | V    |
| I <sub>I</sub>   | Input current                              |      | ±20  | mA   |
| I <sub>O</sub>   | Output current                             |      | ±25  | mA   |
|                  | Continuous current through V <sub>CC</sub> |      | ±100 | mA   |
|                  | Continuous current through GND             |      | ±100 | mA   |
| P <sub>tot</sub> | Total power dissipation                    |      | 400  | mW   |
| T <sub>A</sub>   | Operating free-air temperature range       | −40  | 85   | °C   |
| T <sub>stg</sub> | Storage temperature range                  | −65  | 150  | °C   |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

|                    |                         | VALUE  | UNIT  |
|--------------------|-------------------------|--|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±4000 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1500 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions<sup>(1)</sup>

|                 |                                |                                  | MIN                   | MAX                   | UNIT |
|-----------------|--------------------------------|----------------------------------|-----------------------|-----------------------|------|
| V <sub>CC</sub> | Supply voltage                 |                                  | 1.65                  | 5.5                   | V    |
| V <sub>IH</sub> | High-level input voltage       | SCL, SDA                         | 0.7 × V <sub>CC</sub> | 6                     | V    |
|                 |                                | A2–A0, $\overline{\text{RESET}}$ | 0.7 × V <sub>CC</sub> | V <sub>CC</sub> + 0.5 |      |
| V <sub>IL</sub> | Low-level input voltage        | SCL, SDA                         | −0.5                  | 0.3 × V <sub>CC</sub> | V    |
|                 |                                | A2–A0, $\overline{\text{RESET}}$ | −0.5                  | 0.3 × V <sub>CC</sub> |      |
| T <sub>A</sub>  | Operating free-air temperature |                                  | −40                   | 85                    | °C   |

- (1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | TCA9546A |         | UNIT |
|-------------------------------|--|----------|---------|------|
|                               |  | D        | PW      |      |
|                               |  | 16 PINS  | 16 PINS |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 92.3     | 122.3   | °C/W |
| R <sub>θJctop</sub>           | Junction-to-case (top) thermal resistance    | 52.3     | 56.6    |      |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 50.1     | 57.4    |      |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 17.7     | 10.9    |      |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 49.8     | 66.8    |      |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 6.5 Electrical Characteristics<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                          |  | TEST CONDITIONS  |   | V <sub>CC</sub>  | MIN | TYP <sup>(2)</sup> | MAX  | UNIT |
|------------------------------------|--|--|---|------------------|-----|--------------------|------|------|
| V <sub>PORR</sub>                  | Power-on reset voltage, V <sub>CC</sub> rising                 | No load,   | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>  |                  |     | 1.2                | 1.5  | V    |
| V <sub>PORF</sub>                  | Power-on reset voltage, V <sub>CC</sub> falling <sup>(4)</sup> | No load,   | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>  |                  | 0.8 | 1                  |      |      |
| V <sub>pass</sub>                  | Switch output voltage  | V <sub>SWin</sub> = V <sub>CC</sub> , I <sub>SWout</sub> = –100 µA |   | 5 V              |     | 3.6                |      | V    |
|                                    |  |  |   | 4.5 V to 5.5 V   | 2.6 |                    | 4.5  |      |
|                                    |  |  |   | 3.3 V            |     | 1.9                |      |      |
|                                    |  |  |   | 3 V to 3.6 V     | 1.6 |                    | 2.8  |      |
|                                    |  |  |   | 2.5 V            |     | 1.4                |      |      |
|                                    |  |  |   | 2.3 V to 2.7 V   | 1.0 |                    | 1.8  |      |
|                                    |  |  |   | 1.8 V            |     | 0.8                |      |      |
|                                    |  |  |   | 1.65 V to 1.95 V | 0.5 |                    | 1.1  |      |
| I <sub>OL</sub>                    | SDA  | V <sub>OL</sub> = 0.4 V  |   | 1.65 V to 5.5 V  | 3   | 7                  |      | mA   |
|                                    |  | V <sub>OL</sub> = 0.6 V  |   |                  | 6   | 10                 |      |      |
| I <sub>I</sub>                     | SCL, SDA   | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>             |   | 1.65 V to 5.5 V  |     |                    | ±1   | µA   |
|                                    | SC3–SC0, SD3–SD0   |  |   |                  |     |                    | ±1   |      |
|                                    | A2–A0  |  |   |                  |     |                    | ±1   |      |
|                                    | RESET  |  |   |                  |     |                    | ±1   |      |
| I <sub>CC</sub>                    | Operating mode   | f <sub>SCL</sub> = 400 kHz   | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup><br>I <sub>O</sub> = 0<br>t <sub>r,max</sub> = 300 ns | 5.5 V            |     |                    | 50   | µA   |
|                                    |  |  |   | 3.6 V            |     |                    | 20   |      |
|                                    |  |  |   | 2.7 V            |     |                    | 11   |      |
|                                    |  |  |   | 1.65 V           |     |                    | 6    |      |
|                                    |  | f <sub>SCL</sub> = 100 kHz   | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup><br>I <sub>O</sub> = 0<br>t <sub>r,max</sub> = 1 µs   | 5.5 V            |     |                    | 35   |      |
|                                    |  |  |   | 3.6 V            |     |                    | 14   |      |
|                                    |  |  |   | 2.7 V            |     |                    | 5    |      |
|                                    |  |  |   | 1.65 V           |     |                    | 2    |      |
|                                    | Standby mode   | Low inputs   | V <sub>I</sub> = GND <sup>(3)</sup><br>I <sub>O</sub> = 0   | 5.5 V            |     | 1.6                | 2    |      |
|                                    |  |  |   | 3.6 V            |     | 1.0                | 1.3  |      |
|                                    |  |  |   | 2.7 V            |     | 0.7                | 1.1  |      |
|                                    |  |  |   | 1.65 V           |     | 0.4                | 0.55 |      |
|                                    |  | High inputs  | V <sub>I</sub> = V <sub>CC</sub><br>I <sub>O</sub> = 0  | 5.5 V            |     | 1.6                | 2    |      |
|                                    |  |  |   | 3.6 V            |     | 1.0                | 1.3  |      |
|                                    |  |  |   | 2.7 V            |     | 0.7                | 1.1  |      |
|                                    |  |  |   | 1.65 V           |     | 0.4                | 0.55 |      |
| ΔI <sub>CC</sub>                   | Supply-current change  | SCL, SDA   | SCL or SDA input at 0.6 V,<br>Other inputs at V <sub>CC</sub> or GND <sup>(3)</sup>                         | 1.65 V to 5.5 V  |     | 2                  | 15   | µA   |
|                                    |  |  | SCL or SDA input at V <sub>CC</sub> – 0.6 V,<br>Other inputs at V <sub>CC</sub> or GND <sup>(3)</sup>       | 1.65 V to 5.5 V  |     | 2                  | 15   |      |
| C <sub>i</sub>                     | A2–A0  | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>             |   | 1.65 V to 5.5 V  |     | 4.5                | 6    | pF   |
|                                    | RESET  |  |   |                  |     | 4.5                | 5.5  |      |
| C <sub>i(OFF)</sub> <sup>(5)</sup> | SCL, SDA   | V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>             | Switch OFF  | 1.65 V to 5.5 V  |     | 15                 | 19   | pF   |
|                                    | SC3–SC0, SD3–SD0   |  |   |                  |     | 6                  | 8    |      |

(1) For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.

(2) All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C.

(3) RESET = V<sub>CC</sub> (held high) when all other input voltages, V<sub>I</sub> = GND.

(4) The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>PORF</sub>.

(5) C<sub>i(OFF)</sub> depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

## Electrical Characteristics<sup>(1)</sup> (continued)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                  | TEST CONDITIONS                               | V <sub>CC</sub>  | MIN | TYP <sup>(2)</sup> | MAX | UNIT |
|--|---|------------------|-----|--------------------|-----|------|
| R <sub>ON</sub> Switch on-state resistance | V <sub>O</sub> = 0.4 V I <sub>O</sub> = 15 mA | 4.5 V to 5.5 V   | 4   | 10                 | 16  | Ω    |
|  |   | 3 V to 3.6 V     | 5   | 13                 | 20  |      |
|  | V <sub>O</sub> = 0.4 V I <sub>O</sub> = 10 mA | 2.3 V to 2.7 V   | 7   | 16                 | 45  |      |
|  |   | 1.65 V to 1.95 V | 10  | 25                 | 70  |      |

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

|                        |  | STANDARD MODE<br>I <sup>2</sup> C BUS     |      | FAST MODE<br>I <sup>2</sup> C BUS     |                                       | UNIT |
|------------------------|--|---|------|---------------------------------------|---------------------------------------|------|
|                        |  | MIN                                       | MAX  | MIN                                   | MAX                                   |      |
| f <sub>scl</sub>       | I <sup>2</sup> C clock frequency                         | 0   | 100  | 0                                     | 400                                   | kHz  |
| t <sub>sch</sub>       | I <sup>2</sup> C clock high time                         | 4   |      | 0.6                                   |                                       | μs   |
| t <sub>scl</sub>       | I <sup>2</sup> C clock low time                          | 4.7                                       |      | 1.3                                   |                                       | μs   |
| t <sub>sp</sub>        | I <sup>2</sup> C spike time                              |   | 50   |                                       | 50                                    | ns   |
| t <sub>sds</sub>       | I <sup>2</sup> C serial-data setup time                  | 250                                       |      | 100                                   |                                       | ns   |
| t <sub>sdh</sub>       | I <sup>2</sup> C serial-data hold time                   | 0 <sup>(1)</sup>                          |      | 0 <sup>(1)</sup>                      |                                       | μs   |
| t <sub>icr</sub>       | I <sup>2</sup> C input rise time                         |   | 1000 | 20 + 0.1C <sub>b</sub> <sup>(2)</sup> | 300                                   | ns   |
| t <sub>icf</sub>       | I <sup>2</sup> C input fall time                         |   | 300  | 20 + 0.1C <sub>b</sub> <sup>(2)</sup> | 300                                   | ns   |
| t <sub>ocf</sub>       | I <sup>2</sup> C output fall time                        | 10-pF to 400-pF bus                       |      | 300                                   | 20 + 0.1C <sub>b</sub> <sup>(2)</sup> | ns   |
| t <sub>buf</sub>       | I <sup>2</sup> C bus free time between stop and start    | 4.7                                       |      | 1.3                                   |                                       | μs   |
| t <sub>sts</sub>       | I <sup>2</sup> C start or repeated start condition setup | 4.7                                       |      | 0.6                                   |                                       | μs   |
| t <sub>sth</sub>       | I <sup>2</sup> C start or repeated start condition hold  | 4   |      | 0.6                                   |                                       | μs   |
| t <sub>sps</sub>       | I <sup>2</sup> C stop condition setup                    | 4   |      | 0.6                                   |                                       | μs   |
| t <sub>vdL(Data)</sub> | Valid-data time (high to low) <sup>(3)</sup>             | SCL low to SDA output low valid           |      | 1                                     | 1                                     | μs   |
| t <sub>vdH(Data)</sub> | Valid-data time (low to high) <sup>(3)</sup>             | SCL low to SDA output high valid          |      | 0.6                                   | 0.6                                   | μs   |
| t <sub>vd(ack)</sub>   | Valid-data time of ACK condition                         | ACK signal from SCL low to SDA output low |      | 1                                     | 1                                     | μs   |
| C <sub>b</sub>         | I <sup>2</sup> C bus capacitive load                     | 400                                       |      | 400                                   |                                       | pF   |

 (1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

 (2) C<sub>b</sub> = total bus capacitance of one bus line in pF

(3) Data taken using a 1-kΩ pullup resistor and 50-pF load (see Figure 5)

## 6.7 Switching Characteristics

 over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 5)

| PARAMETER   |  | FROM<br>(INPUT) | TO<br>(OUTPUT) | MIN | MAX | UNIT |
|---|--|-----------------|----------------|-----|-----|------|
| t <sub>pd</sub> <sup>(1)</sup> Propagation delay time | R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 15 pF | SDA or SCL      | SDn or SCn     | 0.3 |     | ns   |
|   | R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 50 pF |                 |                | 1   |     |      |

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

## 6.8 Interrupt and Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER       |   | MIN | MAX | UNIT |
|-----------------|---|-----|-----|------|
| $t_{WL}$        | Pulse duration, $\overline{\text{RESET}}$ low         | 6   |     | ns   |
| $t_{rst}^{(1)}$ | $\overline{\text{RESET}}$ time (SDA clear)            |     | 500 | ns   |
| $t_{REC(STA)}$  | Recovery time from $\overline{\text{RESET}}$ to start | 0   |     | ns   |

- (1)  $t_{rst}$  is the propagation delay measured from the time the  $\overline{\text{RESET}}$  pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of  $t_{WL}$ .

## 6.9 Typical Characteristics




Figure 1. SDA Output Low Voltage ( $V_{OL}$ ) vs Load Current ( $I_{OL}$ ) at Three  $V_{CC}$  Levels




Figure 2. Standby Current ( $I_{CC}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperature Points




Figure 3. Slave channel (SCn/SDn) capacitance ( $C_{IO(OFF)}$ ) vs. Supply Voltage ( $V_{CC}$ ) at Three Temperature Points






Figure 4. ON-Resistance ( $R_{ON}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperatures


## 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated  
**I<sup>2</sup>C PORT LOAD CONFIGURATION**



| BYTE | DESCRIPTION                    |
|------|--------------------------------|
| 1    | I <sup>2</sup> C address + R/W |
| 2    | Control register data          |




## VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- C. The outputs are measured one at a time, with one transition per measurement.

### Figure 5. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



### Parameter Measurement Information (continued)



**Figure 6. Reset Timing**

## 8 Detailed Description

### 8.1 Overview


The TCA9546A is a 4-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels.

The device offers an active-low  $\overline{\text{RESET}}$  input which resets the state machine and allows the TCA9546A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply,  $V_{CC}$ , also known as a power-on reset (POR). Both the  $\overline{\text{RESET}}$  function and a POR will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9546A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

The TCA9546A is a 4-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9546A features I<sup>2</sup>C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9546A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9546A can be reset to resume normal operation using the  $\overline{\text{RESET}}$  pin feature or by a power-on reset which results from cycling power to the device.

## 8.4 Device Functional Modes

### 8.4.1 $\overline{\text{RESET}}$ Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9546A resets its registers and I<sup>2</sup>C state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

### 8.4.2 Power-On Reset


When power is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9546A in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At this point, the reset condition is released, and the TCA9546A registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{POR}$  to reset the device.

## 8.5 Programming

### 8.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 7).



**Figure 7. Bit Transfer**


Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 8).

## Programming (continued)



**Figure 8. Definition of Start and Stop Conditions**

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see [Figure 9](#)).



**Figure 9. System Configuration**

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see [Figure 10](#)). Setup and hold times must be taken into account.

## Programming (continued)




Figure 10. Acknowledgment on the I<sup>2</sup>C Bus

Data is transmitted to the TCA9546A control register using the write mode shown in Figure 11.




Figure 11. Write Control Register

Data is read from the TCA9546A control register using the read mode shown in Figure 12.





Figure 12. Read Control Register

## 8.6 Control Register

### 8.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the TCA9546A is shown in Figure 13. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.




**Figure 13. TCA9546A Address**

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

### 8.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TCA9546A, which is stored in the control register (see Figure 14). If multiple bytes are received by the TCA9546A, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C bus.



**Figure 14. Control Register**

### 8.6.3 Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). This register is written after the TCA9546A has been addressed. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur right after the acknowledge cycle.

## Control Register (continued)

**Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)<sup>(1)</sup>**

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | COMMAND   |
|----|----|----|----|----|----|----|----|---|
| X  | X  | X  | X  | X  | X  | X  | 0  | Channel 0 disabled                                |
|    |    |    |    |    |    |    | 1  | Channel 0 enabled                                 |
| X  | X  | X  | X  | X  | X  | X  | 0  | Channel 1 disabled                                |
|    |    |    |    |    |    |    | 1  | Channel 1 enabled                                 |
| X  | X  | X  | X  | X  | 0  | X  | X  | Channel 2 disabled                                |
|    |    |    |    |    |    |    |    | Channel 2 enabled                                 |
| X  | X  | X  | X  | 0  | X  | X  | X  | Channel 3 disabled                                |
|    |    |    |    |    |    |    |    | Channel 3 enabled                                 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | No channel selected, power-up/reset default state |

(1) Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 and 2 are enabled. Care should be taken not to exceed the maximum bus capacity.

## 9 Application and Implementation

### 9.1 Application Information


Applications of the TCA9546A contains an I<sup>2</sup>C (or SMBus) master device and up to four I<sup>2</sup>C slave devices. The downstream channels are ideally used to resolve I<sup>2</sup>C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See [Design Requirements](#) and [Detailed Design Procedure](#)).

### 9.2 Typical Application

A typical application of the TCA9546A contains anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{pass} = V_{DPUX}$ . Once the maximum  $V_{pass}$  is known,  $V_{CC}$  can be selected easily using [Figure 16](#). In an application where voltage translation is necessary, additional design requirements must be considered (See [Design Requirements](#)).

[Figure 15](#) shows an application in which the TCA9546A can be used.



**Figure 15. TCA9546A Typical Application Schematic**



## Typical Application (continued)

### 9.2.1 Design Requirements

The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9546A. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9546A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C bus to another.

Figure 16 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the [Electrical Characteristics](#) section of this data sheet). In order for the TCA9546A to act as a voltage translator, the  $V_{pass}$  voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V,  $V_{pass}$  must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 16,  $V_{pass(max)}$  is 2.7 V when the TCA9546A supply voltage is 4 V or lower, so the TCA9546A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 15).

### 9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}} \quad (1)$$




The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL} = 400$  kHz) and bus capacitance,  $C_b$ :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \quad (2)$$

The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9546A,  $C_{iO(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

## Typical Application (continued)

### 9.2.3 TCA9546A Application Curves




## 10 Power Supply Recommendations

The operating power-supply voltage range of the TCA9546A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9546A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

### 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9546A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 19.



**Figure 19. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>**


Table 2 specifies the performance of the power-on reset feature for TCA9546A for both types of power-on reset.

**Table 2. Recommended Supply Sequencing And Ramp Rates<sup>(1)</sup>**

| PARAMETER           |  |               | MIN  | TYP | MAX  | UNIT |
|---------------------|--|---------------|------|-----|------|------|
| V <sub>CC_FT</sub>  | Fall time  | See Figure 19 | 1    |     | 100  | ms   |
| V <sub>CC_RT</sub>  | Rise time  | See Figure 19 | 0.1  |     | 100  | ms   |
| V <sub>CC_TRR</sub> | Time to re-ramp (when V <sub>CC</sub> drops below V <sub>PORF(min)</sub> – 50 mV or when V <sub>CC</sub> drops to GND) | See Figure 19 | 40   |     |      | μs   |
| V <sub>CC_GH</sub>  | Level that V <sub>CC</sub> can glitch down to, but not cause a functional disruption when V <sub>CC_GW</sub> = 1 μs    | See Figure 20 |      |     | 1.2  | V    |
| V <sub>CC_GW</sub>  | Glitch width that will not cause a functional disruption when V <sub>CC_GH</sub> = 0.5 × V <sub>CC</sub>               | See Figure 20 |      |     | 10   | μs   |
| V <sub>PORF</sub>   | Voltage trip point of POR on falling V <sub>CC</sub>   | See Figure 21 | 0.8  |     | 1.25 | V    |
| V <sub>PORR</sub>   | Voltage trip point of POR on rising V <sub>CC</sub>  | See Figure 21 | 1.05 |     | 1.5  | V    |


(1) All supply sequencing and ramp rate values are measured at T<sub>A</sub> = 25°C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width ( $V_{CC\_GW}$ ) and height ( $V_{CC\_GH}$ ) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 20 and Table 2 provide more information on how to measure these specifications.



**Figure 20. Glitch Width and Glitch Height**

$V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 21 and Table 2 provide more details on this specification.



**Figure 21.  $V_{POR}$**



## 12 器件和文档支持

### 12.1 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://ti.com.cn) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.2 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需本数据表的浏览器版本，请查阅左侧的导航栏

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TCA9546ADR       | ACTIVE        | SOIC         | D                  | 16   | 2500           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | TCA9546A                | <a href="#">Samples</a> |
| TCA9546APWR      | ACTIVE        | TSSOP        | PW                 | 16   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | PW546A                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TCA9546ADR  | SOIC         | D               | 16   | 2500 | 330.0              | 16.4               | 6.5     | 10.3    | 2.1     | 8.0     | 16.0   | Q1            |
| TCA9546APWR | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TCA9546ADR  | SOIC         | D               | 16   | 2500 | 853.0       | 449.0      | 35.0        |
| TCA9546APWR | TSSOP        | PW              | 16   | 2000 | 853.0       | 449.0      | 35.0        |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



## NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4220204/A 02/2017

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司