

# 具有内部补偿的 TPS541620 4.5V 至 15V、双路 6A/单路 12A、同步降压 SWIFT™ 转换器

## 1 特性

- 具有无损电流感应功能的集成型 24mΩ 和 10mΩ MOSFET
- 固定频率、内部补偿高级电流模式 (ACM) 控制
- 输出电流高达 6A 的双路输出
- 具有高达 12A 的双相单路输出
- 面向单相或双相的相位交错运行
- 使用 SYNC 和 CLKO 同步到外部时钟
- 0.5V 至 5.5V 输出电压范围
- 每个开关频率有四种可选的 PWM 斜坡选项，可优化控制环路性能
- 软启动时间可由外部电容在单输出多相配置中配置；对于双输出配置，固定为 1ms
- 采用多相操作的真正差分遥感
- 独立的使能和电源正常指示功能
- 四个可选择的开关频率选项：500kHz、1MHz、1.5MHz 和 2.0MHz
- 支持安全预偏置启动
- 具有迟滞的过热保护
- -40°C 至 150°C 的工作结温范围
- 3mm × 5mm 25 引脚 VQFN-HR 封装，间距为 0.5mm

## 2 应用

- 无线和有线通信基础设施设备
- 以太网交换机和路由器
- ASIC、SoC、FPGA、DSP I/O 电压轨
- 工业测试和测量设备


## 3 说明

TPS541620 是一款高度集成的非隔离式双路直流/直流转换器，具有较高的工作频率，采用 3mm × 5mm 封装。该器件可配置为两个单独的 6A 轨道，也可合并驱动一个 12A 电流负载。该器件实现了具有可选斜坡幅度配置的固定频率高级电流模式控制 (ACM)，可优化环路带宽。两个模式选择引脚 (MODE1 和 2) 用于选择开关频率、配置、时钟相位延迟和内部补偿。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
TPS541620	VQFN-HR (25)	3mm × 5mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化原理图 (双路输出)



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>19</b>
<b>2 应用</b> .....	<b>1</b>	8.1 Application Information.....	19
<b>3 说明</b> .....	<b>1</b>	8.2 Typical Application - Dual Independent Outputs.....	19
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>43</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>43</b>
<b>6 Specifications</b> .....	<b>5</b>	10.1 Layout Guidelines.....	43
6.1 Absolute Maximum Ratings .....	5	10.2 Layout Example.....	44
6.2 ESD Ratings .....	5	<b>11 Device and Documentation Support</b> .....	<b>48</b>
6.3 Recommended Operating Conditions .....	5	11.1 Device Support.....	48
6.4 Thermal Information .....	6	11.2 接收文档更新通知.....	48
6.5 Electrical Characteristics .....	6	11.3 支持资源.....	48
6.6 Typical Characteristics.....	9	11.4 Trademarks.....	48
<b>7 Detailed Description</b> .....	<b>11</b>	11.5 静电放电警告.....	48
7.1 Overview.....	11	11.6 术语表.....	48
7.2 Functional Block Diagram.....	12	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>48</b>
7.3 Feature Description.....	12		
7.4 Device Functional Modes.....	18		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (February 2021) to Revision A (March 2021)	Page
• 将器件状态从“预告信息”更改为“量产数据” .....	1

## 5 Pin Configuration and Functions




图 5-1. 25-Pin VQFN-HR RPB Package (Top View)

表 5-1. Pin Functions

PIN		I/O/B/P <sup>(2)</sup>	DESCRIPTION
NAME	NO.		
BOOT2	1	I	Bootstrap pin for the internal flying high-side driver. Connect a typical 100-nF capacitor from this pin to SW2.
SW2	2	B	Channel 2 power stage switch node. Connect this pin to the channel 2 output inductor.
PGND	3, 7, 23, 25	G	Power stage ground return
SW1	4	B	Channel 1 power stage switch node. Connect this pin to the channel 1 output inductor.
BOOT1	5	I	Bootstrap pin for the internal flying high-side driver. Connect a typical 100-nF capacitor from this pin to SW1.
PVIN1	6	I	Power conversion input. Bypass with capacitor from PVIN1 (pin 6) to PGND (pin 7).
SYNC	8	I	Synchronizes to external clock. Tie to BP5 for internal switching frequency. Connect it to an external clock for frequency synchronization.
MODE1	9	I	Pin strap set pin. Connect a resistor from this pin to GND to set supply configurations, dual independent outputs, primary/secondary, and clock delays.
MODE2	10	I	Pin strap set pin. Select from four preselected switching frequencies, each with four settings of compensation.
NC1	11	—	No internal connection
SS	12	O	External soft start for multi-phase configuration only. Place a capacitor from SS to AGND to set output rise time. Float for dual-output configurations. Dual-output mode uses an internal soft start of 1 ms.
FB1	13	I	Feedback input. Connect to the output voltage of channel 1 with a resistor divider for dual-output mode. For multi-phase configuration, FB1 is used for positive input of the remote sense amplifier.
GOSNS	14	I	Connect to ground of the output capacitor as remote sense ground in multi-phase operation. In dual-output mode, simply ground this pin to PGND.
AGND	15	G	Analog ground. Connect to PGND at one single point away from noisy circuitry.
BP5	16	I/O	LDO output. Connect a 2.2-μF to 4.7-μF capacitor to PGND. BP5 must not be connected to an external load.
FB2/VSHARE	17	I/O	Feedback input. Connect to the output voltage of channel 2 with a resistor divider for dual-output mode.
EN2/ ISHARE <sup>(1)</sup>	18	I/O	Enable high to power on. This pin can also be used to externally adjust EN UVLO by connecting a resistor divider between PVIN and AGND.

表 5-1. Pin Functions (continued)

PIN		I/O/B/P <sup>(2)</sup>	DESCRIPTION
NAME	NO.		
NC2	19	—	No internal connection
EN1	20	I	Enable high to power on. This pin can also be used to externally adjust EN UVLO by connecting a resistor divider between PVIN and AGND.
PGOOD2/ CLKO	21	O	Open-drain power-good indicator for channel 2 output
PGOOD1	22	O	Open-drain power-good indicator for channel 1 output
PVIN2	24	I	Power conversion input. Bypass with a capacitor from PVIN2 (pin 24) to PGND (pin 23).

(1) Pin 18 only uses one operating mode for its lifetime.

(2) I = Input, O = Output, B = Bidirectional, P = Supply, G = Ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input Voltage	PVIN	- 0.3	16	V
Input Voltage	PVIN to SW1, PVIN to SW2 (10 ns)	- 0.3	18	V
Output Voltage	SW1, SW2	- 0.3	16	V
Output Voltage	SW1, SW2 transients (10 ns)	- 3	18	V
Output Voltage	BP5	- 0.3	6	V
Input Voltage	BOOT1 - SW1, BOOT2 - SW2	- 0.3	6	V
Input Voltage	FB1, FB2/ISHARE	- 0.3	6	V
Input Voltage	PGOOD1, PGOOD2/CLKO	- 0.3	6	V
Output Voltage	EN1, EN2/VSHARE	- 0.3	6	V
Input Voltage	MODE1, MODE2, SS, SYNC	- 0.3	6	V
T <sub>J</sub>	Junction temperature	- 40	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ± WWW V and/or ± XXX V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ± YYY V and/or ± ZZZ V may actually have higher performance.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage	PVIN	4.5	15	V
Output Voltage	PVIN Transient (10ns)	- 0.1	15	V
Output Voltage	BP5	- 0.1	5.5	V
Input Voltage	BOOT1 - SW1, BOOT2 - SW2	- 0.1	5.5	V
Input Voltage	FB1, FB2/ISHARE	- 0.1	5.5	V
Output Voltage	PGOOD1, PGOOD2/CLKO	- 0.1	5.5	V
Input Voltage	EN1, EN2/VSHARE	- 0.1	5.5	V

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage	MODE1, MODE2, SS, SYNC	- 0.1	5.5	V
T <sub>J</sub>	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS541620	UNIT
		RPB (VQFN-HR)	
		25 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	37.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	9.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over operating junction temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MOSFET R<sub>DS(ON)</sub></b>						
R <sub>DS(on)HS</sub>	High-side FET on resistance	V <sub>BST</sub> - V <sub>SW</sub> = 5 V, T <sub>J</sub> = 25°C		24		mΩ
R <sub>DS(on)LS</sub>	Low-side FET on resistance	BP5 = 5 V, T <sub>J</sub> = 25°C		10		mΩ
t <sub>DEAD(LtoH)</sub>	Power stage driver dead-time from Low-side off to high-side on <sup>(1)</sup>	PVIN ≥ 12 V, T <sub>J</sub> = 25°C, I <sub>Load</sub> = 3 A		5		ns
t <sub>DEAD(HtoL)</sub>	Power stage driver dead-time from High-side off to low-side on <sup>(1)</sup>	PVIN ≥ 12 V, T <sub>J</sub> = 25°C, I <sub>Load</sub> = 3 A		5		ns
R <sub>SW_disch</sub>	SW discharge FET			32		Ω
<b>INPUT SUPPLY and CURRENT</b>						
V <sub>PVIN1</sub> , V <sub>PVIN2</sub>	Power stage voltage		4.5		15	V
I <sub>VINSTBY</sub>	PVIN bias current	T <sub>J</sub> = 25°C, EN = 5 V, non-switching		4		mA
I <sub>VINSTBY</sub>	PVIN standby current	T <sub>J</sub> = 25°C, EN1 = EN2 = 0 V		270		μA
<b>UNDERVOLTAGE LOCKOUT</b>						
V <sub>PVIN_UVLO</sub>	PVIN UVLO rising threshold	VIN slew rate 1 V/1 ms	3.5	3.7	3.9	V
V <sub>PVIN_UVLO_HYS</sub>	PVIN UVLO hysteresis			200		mV
V <sub>BP5</sub>	BP5 regulation voltage	I <sub>OUT</sub> = 70 mA, PVIN ≥ 6 V	4.8	5	5.2	V
V <sub>BP5_UVLO_RI</sub>	BP5 UVLO rising voltage			3		V
V <sub>BP5_UVLO_FA</sub>	BP5 UVLO falling voltage			2.7		V
V <sub>BP5_UVLO_HYS</sub>	BP5 UVLO hysteresis			300		mV
V <sub>DROPOUT</sub>	LDO dropout voltage	PVIN = 4.5 V, I <sub>LOAD</sub> = 70 mA			550	mV
<b>INTERNAL REFERENCE VOLTAGE</b>						
Feedback Voltage	Feedback voltage	T <sub>J</sub> = 25°C		500		mV
Feedback accuracy	Feedback accuracy <sup>(1)</sup>	T <sub>J</sub> = - 40°C to 125°C	- 1%		1%	
<b>REMOTE SENSE AMPLIFIER</b>						
f <sub>UGBW</sub>	Unity gain bandwidth <sup>(1)</sup>			12		MHz
A <sub>0</sub>	Open loop gain <sup>(1)</sup>		75			dB
SR	Slew rate <sup>(1)</sup>			4.7		V/μs

over operating junction temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ICM</sub>	Input range <sup>(1)</sup>		- 0.2		0.6	V
V <sub>OFFSET</sub>	Input offset voltage <sup>(1)</sup>		- 1.5		1.5	mV
<b>EN1 AND EN2 LOGIC THRESHOLD</b>						
V <sub>EN_TO_SW</sub>	Enable to start switching	PVIN > 4.5 V, toggle EN		0.3		ms
V <sub>EN_ON_TH</sub>	EN rising threshold			1.2	1.3	V
V <sub>EN_OFF_TH</sub>	EN falling threshold		1	1.1		V
V <sub>ENHYS</sub>	EN hysteresis			100		mV
I <sub>EN_pullup</sub>	EN pullup current, EN floating	PVIN = 12 V		1.4		μA
<b>INTERNAL BOOTSTRAP SWITCH</b>						
V <sub>F</sub>	BOOTSTRAP voltage drop	I <sub>boot</sub> = 10 mA			200	mV
V <sub>BOOT_UVLO</sub>	BOOT UVLO			2.3		V
<b>SWITCHING FREQUENCY</b>						
F <sub>SW</sub>	F <sub>SW1</sub>	PVIN = 12 V, V <sub>OUT</sub> = 1.2 V	450	500	550	kHz
	F <sub>SW2</sub>	PVIN = 12 V, V <sub>OUT</sub> = 1.2 V	900	1000	1100	kHz
	F <sub>SW3</sub>	PVIN = 12 V, V <sub>OUT</sub> = 1.2 V	1350	1500	1650	kHz
	F <sub>SW4</sub>	PVIN = 12 V, V <sub>OUT</sub> = 1.2 V	1800	2000	2200	kHz
t <sub>on_min</sub>	SW1, SW2 minimum controllable on-time			40	50	ns
t <sub>off_min</sub>	SW1, SW2 minimum controllable off time			150	200	ns
<b>SYNCHRONIZATION</b>						
V <sub>IH(SYNC)</sub>	High-level input		2			V
V <sub>IL(SYNC)</sub>	Low-level input				0.6	V
D <sub>SYNC</sub>	Input duty cycle		20%		80%	
F <sub>SYNC to SW</sub>	Sync to SW variation, % from sync to SW <sup>(1)</sup>		- 20%		+20%	
V <sub>CLKO_High</sub>	CLKO high-level output	I <sub>o</sub> = 20 μA, Cload = 20 pF	2.2			V
V <sub>CLKO_Low</sub>	CLKO low-level output	I <sub>o</sub> = 20 μA, Cload = 20 pF			0.4	V
t <sub>PSW(CLKO)</sub>	Pulsewidth output	Cload = 20 pF		80		ns
<b>PRIMARY PHASE SHIFT</b>						
t <sub>SW12SW2</sub>	Phase delay from SW1 to SW2			180		°
t <sub>SYNC2SW1(P)</sub>	Phase primary SYNC IN to SW1 delay in 2-phase			216		ns
<b>SECONDARY PHASE SHIFT</b>						
t <sub>SYNC2SW1(S)</sub>	Phase delay from SYNC IN to SW1			90		°
t <sub>SYNC2SW1(S)</sub>	Phase delay from SYNC IN to SW2			270		°
<b>HIGH SIDE CURRENT DETECTION</b>						
I <sub>HSOC</sub>	High-side current limit, peak inductor current	12 V <sub>IN</sub> , 1 V <sub>OUT</sub> , 1 MHz	8.0	9.5	11.5	A
<b>LOW SIDE CURRENT DETECTION</b>						
I <sub>LSOC</sub>	Low-side current limit, valley inductor current	12 V <sub>IN</sub> , 1 V <sub>OUT</sub> , 1 MHz	6.2	6.8	9.0	A
I <sub>LSNOC</sub>	Low-side negative current limit, valley inductor current	12 V <sub>IN</sub> , 1 V <sub>OUT</sub> , 1 MHz	-4.2	-3.5	-2.8	A
Low Side Zero Cross	Low-side zero cross			250		mA
t <sub>ENTER_HICCUP</sub>	OCP hiccup entry time			16		cycles

over operating junction temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>HICDL</sub>	Hiccup delay time	T <sub>SS</sub> = 1 ms		7		ms
<b>OV / UV PROTECTION</b>						
V <sub>OVP</sub>	Overvoltage threshold			120%		
t <sub>OVPDLY</sub>	OVP response time <sup>(1)</sup>			10		μs
V <sub>UVP</sub>	Undervoltage threshold			80%		
t <sub>UVPDLY</sub>	UVP response time <sup>(1)</sup>			16		cycles
<b>THERMAL SHUTDOWN</b>						
T <sub>SDN</sub>	Built-in thermal shutdown threshold <sup>(1)</sup>			165		°C
T <sub>SDN_HYS</sub>	Built-in thermal shutdown hysteresis <sup>(1)</sup>			20		°C
<b>INTERNAL SOFT START</b>						
t <sub>SS_single-output</sub>	Soft-start time (from switching to PGOOD high)	Without C <sub>SS</sub>		1		ms
t <sub>SS_dual-output</sub>	Soft-start time (from switching to PGOOD high)	Fixed		1		ms
<b>EXTERNAL SOFT START</b>						
I <sub>C_tSS</sub>	C <sub>SS</sub> charge current	T <sub>SS</sub> ≤ 50 ms, C <sub>SS</sub> < 0.3 μF		2		μA
R <sub>SS</sub>	Soft-start discharge FET			600		Ω
<b>CURRENT SHARE ACCURACY</b>						
I <sub>SHARE(acc)</sub>	Output current sharing accuracy, defined as the ratio of the current difference between channels to total current(sensing error only) <sup>(1)</sup>	Load ≥ 0.5 × 6 A		15%		
I <sub>SHARE(acc)</sub>	Output current sharing accuracy, defined as the ratio of the current difference between channels to total current(sensing error only) <sup>(1)</sup>	Load < 0.5 × 6 A		1		A
V <sub>ISHARE_L</sub>	Fault voltage falling			200		mV
V <sub>ISHARE_L</sub>	Fault voltage rising			300		mV
<b>POWER GOOD COMPARATOR</b>						
V <sub>PG(thresh)</sub>	Power good threshold (%V <sub>FB</sub> )	FB falling, PG high to low	87%	90%	93%	
V <sub>PG(thresh)</sub>	Power good threshold (%V <sub>FB</sub> )	FB rising, PG low to high	90%	93%	96%	
V <sub>PG(thresh)</sub>	Power good threshold (%V <sub>FB</sub> )	FB rising, PG high to low	107%	110%	113%	
V <sub>PG(thresh)</sub>	Power good threshold (%V <sub>FB</sub> )	FB falling, PG low to high	104%	107%	110%	
I <sub>PGD_lkg</sub>	PGOOD1, PGOOD2 leakage current	V(PGOOD1) = V(PGOOD2) = 5.5 V			1	μA
t <sub>PGDLY</sub>	Delay for PGOOD low to high			50		μs
t <sub>PGDLY</sub>	Delay for PGOOD high to low			10		μs
V <sub>PGDLOW</sub>	PGOOD output low voltage	V <sub>IN</sub> = 4 V, V <sub>OUT</sub> = 0 V, I <sub>PGOOD</sub> = 6 mA			0.4	V
V <sub>MINVIN_OUTPUT</sub>	Minimum P <sub>VIN</sub> for asserted output	V <sub>PGOOD</sub> ≤ 0.4V			1.5	V

(1) Specified by design. Not production tested.



## 6.6 Typical Characteristics




图 6-1. Efficiency vs Output Current,  $V_{OUT} = 1.0\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-2. Efficiency vs Output Current,  $V_{OUT} = 1.8\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-3. Efficiency vs Output Current,  $V_{OUT} = 3.3\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-4. Efficiency vs Output Current,  $V_{OUT} = 5.5\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-5. Power Dissipation vs Output Current,  $V_{IN} = 12\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-6. Output Voltage Regulation vs Output Current,  $V_{OUT} = 1.0\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-7. Output Voltage Regulation vs Output Current,  $V_{OUT} = 3.3\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$




图 6-8. Switching Frequency vs Output Current,  $V_{IN} = 12\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$

## 7 Detailed Description

### 7.1 Overview

The TPS541620 regulator is an easy-to-use, dual-output, synchronous step-down DC-DC converter that operates 4.5-V to 15-V supply voltage. The device is capable of delivering up to 6-A DC load current per output with exceptional efficiency and thermal performance in a very small solution size. The device is highly configurable where two outputs can be combined to deliver up to 12 A. When the TPS541620 operates in multi-phase mode, phase interleaving enables the following:

- Input and output current and voltage ripple reduction
- Reduced RMS current power dissipation
- Better transient performance
- Use of a small inductor to save board space and cost

The TPS541620 uses a fixed-frequency, internally compensated advanced current mode control, which reduces design time and requires fewer external components. The switching frequency, internal compensation, and phase operation can be configured using pin strapping. MODE1 (pin 9) configures the phase operation. [表 7-3](#) shows the resistor values that are required to configure the phase operation and phase offset. The switching frequency can be selected from preset values through pin-strapping on MODE2 (pin 10). Four switching frequency options are available:

- 500 kHz
- 1.0 MHz
- 1.5 MHz
- 2.0 MHz

Each switching frequency has four options of ramp amplitude to optimize the loop bandwidth performance. The TPS541620 is also capable of synchronization to an external clock. The wide switching frequency option allows the device to meet a wide range of design requirements. It can be optimized to a small solution size with higher frequency or to high efficiency with lower switching frequency. Applications with switching frequency of 1.5 MHz and above can show a minor non-monotonic behavior at the beginning of start-up.

The TPS541620 also features the following:


- Open-drain power-good (PGOOD) flag
- Precision enable
- Internal or adjustable soft start time
- Start-up into pre-bias voltage

It provides a flexible and easy-to-use solution for a wide range of applications. Protection features include the following:

- Thermal shutdown
- BP5 undervoltage lockout
- Cycle-by-cycle current limiting
- Short-circuit hiccup protection

The device pinout is optimized for simple, optimum PCB layout for EMI and thermal performance. The TPS541620 is available in a 3-mm × 5-mm lead-less package.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Fixed-Frequency, Internally Compensated Advanced-Current-Mode Control

The TPS541620 synchronous buck converter employs a new control architecture. It supports stable static and transient operation without complex external compensation design. This architecture employs ramp emulation which enables very small duty cycles. The internally generated ramp is a function of emulating inductor current information, enabling the use of low-ESR output capacitors such as multi-layered ceramic capacitors (MLCC). Loop response can be optimized by tuning the amplitude of the internal ramp for different application requirements with various inductor and output capacitor combinations through the MODE2 (pin 10). The TPS541620 is easy to use and allows low external component count for high power density. Fixed-frequency modulation also provides ease-of-filter design to overcome EMI noise.

### 7.3.2 Enable and UVLO

The precision enable feature of the TPS541620 allows the voltage on the EN1/EN2 pin ( $V_{EN}$ ) to control the ON/OFF functionality of the device. The EN pin has a 1.4- $\mu$ A typical internal pullup current source. Floating the EN pin allows the device to start up when a valid input voltage is applied. The TPS541620 switching action and output regulation are enabled when  $V_{EN}$  is greater than 1.2 V (typical). While the device is switching, if the EN voltage falls below 1.1 V (typical), the device stops switching.

It is recommended to enable the device at a voltage greater than the minimum input voltage. Control the turn-on and turn-off using a resistor divider on the EN1 (EN2) pin, between VIN and AGND (see [Figure 7-1](#)). Set the divider to a voltage greater than the minimum input voltage as shown in [Figure 7-2](#). Select a top enable resistor of 100 k $\Omega$

and use 方程式 1 for  $R_{ENB}$  selection. It is recommended to use divider resistors with 1% tolerance or better and with a temperature coefficient of 100 ppm or lower.

The minimum input voltage of the TPS541620 is 4.5 V, however, the minimum input voltage increases at higher output voltages. 图 7-2 plots the minimum required input voltage for each of the allowable switching frequencies across the output voltage range. It is recommended to control the turn-on and turn-off of the device at an input voltage greater than the minimum shown in 图 7-2 using a resistor divider on the EN1 (EN2) pin, between  $V_{IN}$  and AGND (see 图 7-1).

$$R_{ENB} = \frac{R_{ENT} \times 1.1}{(V_{IN} - 1.1)} \quad (1)$$




图 7-1. Enable ON/OFF Control




图 7-2. Minimum Input Voltage

### 7.3.3 Internal LDO

The TPS541620 integrates an internal LDO, generating 5 V for control circuitry and MOSFET drivers. The (BP5) LDO output is monitored and generates a power okay signal, enabling internal circuits when the voltage is 3 V or greater. The signal disables internal circuits when the BP5 voltage is 2.7 V or lower. The BP5 pin must have a minimum 1-μF bypass capacitor placed as close as possible to the pin and properly grounded. BP5 is not designed to power external circuitry. The UVLO on BP5 voltage turns off the device when BP5 voltage is below the threshold. It prevents the TPS541620 from operating until the BP5 voltage is enough for the internal circuitry. Hysteresis on UVLO prevents the part from turning off during power up if  $V_{IN}$  droops due to momentary input current demands.

### 7.3.4 Pre-biased Output Start-up

The device prevents current from being discharged from the output during start-up when a pre-biased output condition exists. If the output is pre-biased, no SW pulses occur until the internal soft-start voltage rises above the error amplifier input voltage (FB pins). As soon as the soft-start voltage exceeds the error amplifier input, SW pulses start, the low-side zero-cross signal is used to shut down the low-side FET for the first eight cycles. This prevents inductor current from reversing and discharging the output voltage. Once the eight cycles are completed, the BOOT to SW cap is charged enough during the off-time periods to turn on the high-side FET completely.

### 7.3.5 Current Sharing

In instances when a load current higher than 6 A is required by an application, the TPS541620 can be configured to share current. Additionally, the advantage of multi-phase setup is that the output voltage ripple and the input ripple current is reduced by the number of phases in parallel. Pin strapping on the MODE1 pin configures the various modes that current sharing can be enabled as shown in [表 7-3](#). For applications requiring up to 12 A of load current, the two outputs of the TPS541620 can be connected to enable current sharing between two outputs of a single TPS541620.

### 7.3.6 Frequency Selection and Minimum On-Time and Off-Time

Switching frequency for the TPS541620 can be configured through the MODE2 pin on the device. The options available to you are the following:

- 500 kHz
- 1 MHz
- 1.5 MHz
- 2.0 MHz

Selecting the appropriate resistor from [表 7-1](#) sets one of the four options, as well as the ramp capacitor value for compensation.

The device has a minimum on-time of 40 ns (typ.) and a minimum off-time of 150 ns (typ.). Pay attention in applications with minimum duty cycle at high input voltage and maximum duty cycle at low input voltage. The minimum on-time and minimum off-time constrain the output voltage regulation in steady state operation. The device pulse skips if the input voltage, output voltage, and switching frequency require an on-time that is smaller than the minimum controllable on-time of 40 ns. Similarly, the device will operate in dropout when the input voltage, output voltage, and switching frequency require a lower off-time than the controllable off-time of 150 ns. The user must always stay away from operating beyond  $T_{on\_min}$  and  $T_{off\_min}$  conditions.

### 7.3.7 Ramp Compensation Selection

Internal ramp voltage is generated from an internal current source charging a capacitor. The current source charges the capacitor with a slope of  $(V_{IN}-V_{OUT})/L$  and discharges with a slope of  $(V_{OUT}/L)$  to emulate the inductor ripple current. This ramp is then fed back for control loop regulation and optimization according to required output power stage, duty ratio, and switching frequency. Internal ramp amplitude is set by selecting the appropriate ramp capacitor value. There are four ramp capacitor values available to the user:

- 1.5 pF
- 2.5 pF
- 4 pF
- 6 pF

These can be selected through the MODE pins. For the best performance, TI recommends using 1.5 pF for output voltage less or equal to 4 V. For output voltage higher than 4 V, use 2.5 pF. In some cases, a feedforward capacitor in parallel with a top-side feedback resistor is recommended to boost phase margin. Refer to TI application note [SLVA289](#) for details. It is a good practice to have a placeholder for the feedforward capacitor on the board and only populate it when needed.

Connecting the pin-strapping resistor from MODE2 to ground selects the ramp capacitor value along with other functions. The MODE2 pin is also used to set the desired switching frequency. Every switching frequency option

( $F_{SW}$ ) has four ramp capacitor values to allow you to tune the transient performance. 表 7-1 shows the pin-strapping resistor options for switching frequency and internal ramp capacitor. For dual-output mode operation, which includes an application with two one-phase outputs, MODE1 provides the selection of the internal ramp capacitor for VOUT2 as shown in 表 7-3. VOUT1 ramp is set by MODE2 as shown in 表 7-1.

**表 7-1. MODE2 Pin-Strap Configuration**

RESISTOR FROM MODE2 TO AGND (k $\Omega$ )	FREQUENCY (kHz)	RAMP CAPACITOR VALUE FOR VOUT1 (pF)
10.7	500	1.5
12.1		2.5
13.7		4
15.4		6
17.4	1000	1.5
19.6		2.5
22.1		4
24.9		6
28.7	1500	1.5
33.2		2.5
38.3		4
45.3		6
53.6	2000	1.5
64.9		2.5
78.7		4
100		6

### 7.3.8 Soft Start

The soft-start feature is used to prevent inrush current impacting the TPS541620 and its supply when power is first applied. Soft start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. For dual-output applications, the external soft start is disabled and the outputs turn on with an internally-set soft start time of 1 ms. In this situation, leave the SS pin floating. The external soft start is enabled when the device is configured in multi-phase operation. Multi-phase applications that deliver high load current can have a large amount of capacitance at the output. The soft-start time for such applications can be extended by connecting an external capacitor  $C_{SS}$  from the SS pin to AGND to make sure there is no sudden current surge. Extended soft-start time further reduces the supply current required to charge up output capacitors and supply any output loading. An internal current source ( $I_{CT\_SS} = 2 \mu A$ ) charges  $C_{SS}$  and generates a ramp from 0 V to  $V_{FB}$  to control the ramp-up rate of the output voltage. The soft-start capacitor  $C_{SS}$  is discharged through an internal FET of 600- $\Omega$  resistance when  $V_{OUT}$  is shut down by fault protection or EN low. The total time required to discharge the soft-start capacitor completely is 500  $\mu s$ . When a large value of  $C_{SS}$  is connected and EN is toggled low only for a short period of time,  $C_{SS}$  may not be fully discharged. The next soft-start ramp follows the internal soft-start ramp before reaching the leftover voltage on  $C_{SS}$  and then follows the ramp programmed by  $C_{SS}$ .

### 7.3.9 Remote Sense Function

The device supports differential remote sense function for accurate output regulation. In multi-phase configuration, FB1 and GOSNS pins are used for remote sensing purpose. If feedback resistors are required for output voltage programming, the FB1 pin must be connected to the mid-point of the resistor divider. Additionally, the GOSNS pin must always be connected to the load return. If feedback resistors are not required, the FB1 pin must be connected to the positive sensing point of the load. Additionally, the GOSNS pin must always be connected to the load return. The FB1 and GOSNS pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider must use resistor values much less than 100 k $\Omega$  to reduce susceptibility to noise. A simple rule of thumb is to use a 10-k $\Omega$  lower divider resistor and then size the upper resistor to achieve the desired ratio.

### 7.3.10 Adjustable Output Voltage

The voltage regulation loop in the TPS541620 regulates the FB pin voltage to be equal to the internal reference voltage. The output voltage of the TPS541620 is set by a resistor divider to program the ratio from  $V_{OUT}$  to  $V_{FB}$ . The resistor divider is connected from the output to ground with the mid-point connecting to the FB pin ( $V_{FB} = 0.5$  V).

The internal voltage reference and feedback loop produce precise voltage regulation over temperature. TI recommends using divider resistors with 1% tolerance or better, and with a temperature coefficient of 100 ppm or lower for increased DC accuracy over temperature. Typically,  $R_{FBT}$  (top feedback resistor) equal to 10 k $\Omega$  to 100 k $\Omega$  is recommended. Larger  $R_{FBT}$  and  $R_{FBB}$  (bottom feedback resistor) values reduce the quiescent current going through the divider, which helps maintain high efficiency at very light load. However, larger divider values also make the feedback path more susceptible to noise.  $R_{FBB}$  can be calculated by [方程式 2](#).

$$R_{FBT} = R_{FBB} \times \left( \frac{V_{OUT} - V_{FB}}{V_{FB}} \right) \quad (2)$$

### 7.3.11 Power Good

The power good pins (PGOOD1, PGOOD2) are open-drain outputs that must be connected to a pullup resistor of 10 k $\Omega$  to a source less than 5.5 V (for example, BP5) to indicate the output voltage is within the PGOOD window. The PGOOD detection is activated after soft start is completed. When the output voltage falls within a window of  $\pm 10\%$  of the target, there is a 50- $\mu$ s delay after soft start is finished and PGOOD goes high. If the output voltage falls outside of  $\pm 10\%$  of target voltage during operation, PGOOD is pulled low after a 10- $\mu$ s delay. The PGOOD feature is active while the voltage at PVIN pin is either equal to or greater than 1.5 V.

### 7.3.12 Overcurrent Protection

The device detects low-side (LS) current during off-time and high-side (HS) current during on-time. The device responds to an overcurrent fault when soft start is done.

#### Low-side Overcurrent Protection:

The device monitors valley current during HS off-time. If the inductor current is above the valley current limit threshold, the next HS pulse is skipped, the LS FET remains on, and an internal counter increments. This counter counts as long as inductor current is higher than valley at the clock edge. If the current goes below valley at the clock edge, the counter is reset.

If the counter is able to count to 16 cycles without reset, then it is identified as a current limit fault and the device hiccups. The device enters hiccup for seven cycles of internal soft start and then attempts a normal soft start.

#### High-side Overcurrent Limit:

The device implements a high-side overcurrent limit-to-limit peak current and prevents the inductor from saturation when a short circuit happens. When the device hits peak current limit, the HS FET turns off and the LS FET turns on. Once the inductor current clears the valley limit, the HS FET turns on at the next clock edge.

#### Negative Overcurrent Protection:

When the inductor current goes below the negative overcurrent threshold, the low-side FET turns off. It turns on again at the next clock pulse.

### 7.3.13 Overvoltage and Undervoltage Protection

The device includes both output overvoltage protection and output undervoltage protection capability. The device compares the FB voltage to internal preset voltages. If the FB voltage with respect to GOSNS voltage rises above the output overvoltage protection threshold after a 10- $\mu$ s delay, the device terminates normal switching and enters continuous hiccup process. The device waits for  $7 \times T_{ss}$  and tries to restart. Overvoltage protection is enabled both during and after soft start is completed.

If the FB pin voltage with respect to GOSNS falls below the undervoltage protection threshold, the device enters hiccup after  $7 \times T_{ss}$  of wait time. Undervoltage protection is enabled after soft start is completed.



### 7.3.14 Overtemperature Protection

An internal temperature sensor protects the devices from thermal runaway. The internal thermal shutdown threshold,  $T_{SD}$ , is fixed at 165°C typical with 20°C hysteresis. When the devices sense a temperature above  $T_{SD}$ , power conversion stops until the sensed junction temperature falls by the thermal shutdown hysteresis amount. Then, the device starts up again.

### 7.3.15 Frequency Synchronization

The TPS541620 device can synchronize to an external clock, which must fall in the  $\pm 20\%$  range of the internal frequency setting. For a standalone device, the external clock must be applied to the SYNC pin. A sudden change in synchronization clock frequency causes an associated control loop response. This change results in an overshoot or undershoot on the output voltage. When external sync is lost, the IC switches to its internal preset switching frequency.

When the device is synchronized to an external clock signal, if the external clock signal is missing, the device switches back to 75% of the preset free running frequency for approximately eight cycles. After that, the device runs at its free running frequency.

The following occurs in dual-phase configuration with external clock:

- Both the outputs of the device are tied together.
- Switching frequency is set by the clock received at the SYNC pin of the device.
- Clock phase shift is set by MODE1 pin of the device. See [Current Sharing](#) for more details.
- GOSNS functions as the GND remote sense input.




图 7-3. Dual-phase Configuration with External Clock

## 7.4 Device Functional Modes

### 7.4.1 Operation Mode

The TPS541620 is a highly-configurable device. It can be configured through pin strapping on the MODE1 and MODE2 pins. 表 7-1, 表 7-2, and 表 7-3 show what aspects of the device can be configured by the respective mode pins.

表 7-2. MODE1 and MODE2 Pin Functions

PIN	FUNCTION 1	FUNCTION 2
MODE1	Phase setting for single and multi phase operation	Compensation tuning on VOUT2 in dual-output conditions
MODE2	Frequency and compensation tuning on output in multi-phase operation or VOUT1 in dual-output operation	

表 7-3. MODE1 Pin-Strap Configuration

RESISTOR FROM MODE1 TO AGND (kΩ)	OPERATION MODE	PHASE POSITION FOR CHANNEL 1	PHASE POSITION FOR CHANNEL 2	RAMP CAPACITOR FOR VOUT2 (pF)	NOTES
10.7	In two-phase configuration	0°	180°		Sets phase positions for the two outputs of the device.
15.4	Dual-output independent single phase	0°	180°	1.5	Sets phase position for both channels in dual-output independent single phase operation to 0° and 180°. Sets ramp capacitor value for VOUT2.
17.4				2.5	
19.6				4	
22.1				6	
24.9	Dual-output independent single phase	90° from Sync	270° from Sync	1.5	Sets phase position for both channels in dual output independent single phase operation to 90° and 270°. Sets ramp capacitor value for VOUT2.
28.7				2.5	
33.2				4	
38.3				6	

## 8 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS541620 is a synchronous buck regulator designed for 4.5-V to 15-V input and two 6-A loads. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors.

## 8.2 Typical Application - Dual Independent Outputs



**图 8-1. 12-V Input, 1.0-V and 3.3-V Dual Output Regulator Application Schematic**

### 8.2.1 Design Requirements

For this design example, use the parameters shown in 表 8-1.

**表 8-1. Design Parameters**

PARAMETER	EXAMPLE VALUE
Input voltage range ( $V_{IN}$ )	7 to 15 V, 12 V nominal
Output voltage ( $V_{OUT1}$ )	1.0 V
Output current rating ( $I_{OUT1}$ )	6 A
Steady state output ripple voltage	10 mV
Output current load step	3 A
Transient response	$\pm 50$ mV ( $\pm 5\%$ )
Output voltage ( $V_{OUT2}$ )	3.3 V
Output current rating ( $I_{OUT2}$ )	6 A
Steady state output ripple voltage	33 mV
Output current load step	3 A
Transient response	$\pm 165$ mV ( $\pm 5\%$ )
Switching frequency ( $f_{SW}$ )	1000 kHz
Soft start time	Internal

表 8-1. Design Parameters (continued)

PARAMETER	EXAMPLE VALUE
Operating temperature	25°C

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Switching Frequency

The first step is to decide on a switching frequency. The TPS541620 can operate at four different frequencies from 500 kHz to 2.0 MHz.  $f_{SW}$  is set by the resistor value from the MODE2 pin to ground. Typically, the highest switching frequency possible is desired because it produces the smallest solution size or lower switching frequency for a more efficient converter. The minimum controllable on-time and maximum off-time affect the input voltage range and switching frequency.

The maximum switching frequency for a given application can be limited by the minimum on-time of the regulator and the maximum  $f_{SW}$  can be estimated with 方程式 3. Using the minimum 50-ns on-time, 15-V maximum input voltage, and the lower voltage of the dual-output 1 V for this application, the maximum switching frequency is 1333 kHz. The minimum regulating input voltage is limited by the maximum off-time, switching frequency, and output voltage. Using the maximum off-time of 150 ns, 7-V minimum input voltage, and the higher voltage of the dual-output 3.3 V for this application with 方程式 4, the maximum switching frequency from 3.3 V and maximum off-time is 3524 kHz.

The selected switching frequency must also consider the tolerance of the switching frequency. A switching frequency of 1000 kHz is selected for a good balance of solution size and efficiency. To set the frequency to 1000 kHz, the selected MODE2 resistor is 17.4 k $\Omega$  per 表 7-1. To set for dual-output configuration, select a MODE1 resistor is 15.4 k $\Omega$  per 表 7-3.

$$f_{sw} = \frac{V_{outmin}}{t_{on} \times V_{inmax}} = \frac{1 \text{ V}}{50 \text{ ns} \times 15 \text{ V}} = 1333 \text{ kHz} \quad (3)$$

$$f_{sw} = \frac{1 - \frac{V_{outmax}}{V_{inmin}}}{t_{off}} = \frac{1 - \frac{3.3 \text{ V}}{7 \text{ V}}}{150 \text{ ns}} = 3524 \text{ kHz} \quad (4)$$

图 8-2 shows the maximum recommended input voltage versus output voltage for each frequency. 图 8-2 uses the maximum minimum on-time of 50 ns and includes 10% tolerance on the switching frequency.




图 8-2. Maximum Input Voltage Versus Output Voltage

### 8.2.2.2 Output Inductor Selection

To calculate the effective value of the output inductor, use [方程式 5](#). K is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Choosing small inductor ripple currents (through a large inductor) can degrade the transient response performance. The inductor ripple, K, is normally 0.1 to 0.4 for the majority of applications, giving a peak-to-peak ripple current range of 0.6 A to 2.4 A. The target Iripple must be 0.3 A or larger.

For this design example, K = 0.3 is used and the inductor values Lo1 and Lo2 are calculated to be 0.506  $\mu$ H and 1.329  $\mu$ H, respectively. An inductor with an inductance of 0.56  $\mu$ H is selected for V<sub>OUT1</sub> and 1.2  $\mu$ H for V<sub>OUT2</sub>. It is important that the RMS (Root Mean Square) current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found in [方程式 7](#) and [方程式 8](#), respectively. For V<sub>OUT1</sub> in this design, the RMS inductor current is 6.019 A and the peak inductor current is 6.833 A. The chosen inductor is a Coilcraft XAL6030-561. For V<sub>OUT2</sub> in this design, the RMS inductor current is 6.032 A and the peak inductor current is 7.073 A. The chosen inductor for V<sub>OUT2</sub> is a Coilcraft XAL6030-122. XAL6030-561 has a saturation current rating of 29 A, an RMS current rating of 17 A, and a typical DC series resistance of 3.01 m $\Omega$ . The XAL6030-122 has a saturation current rating of 22 A, an RMS current rating of 13 A, and a typical DC series resistance of 6.8 m $\Omega$ .

The peak current through the inductor is the inductor ripple current plus the DC output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated in [方程式 8](#). In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify the current ratings of the inductor based on the switch current limit rather than the steady-state peak inductor current.

$$\begin{aligned} Lo1 &= \frac{(Vin - Vout)}{K \times I_{out}} \left( \frac{Vout}{Vin \times f_{sw}} \right) = \frac{(12\text{ V} - 1\text{ V})}{0.3 \times 6\text{ A}} \left( \frac{1\text{ V}}{12\text{ V} \times 1000\text{ kHz}} \right) = 0.506\text{ }\mu\text{H} \\ Lo2 &= \frac{(Vin - Vout)}{K \times I_{out}} \left( \frac{Vout}{Vin \times f_{sw}} \right) = \frac{(12\text{ V} - 3.3\text{ V})}{0.3 \times 6\text{ A}} \left( \frac{3.3\text{ V}}{12\text{ V} \times 1000\text{ kHz}} \right) = 1.329\text{ }\mu\text{H} \end{aligned} \quad (5)$$

$$\begin{aligned} I_{ripple1} &= \frac{(Vin_{max} - Vout1)}{Lo_{eff} \times N} \left( \frac{Vout1}{Vin_{max} \times f_{sw}} \right) = \frac{(15\text{ V} - 1\text{ V})}{0.56\text{ }\mu\text{H} \times 1} \left( \frac{1\text{ V}}{15\text{ V} \times 1000\text{ kHz}} \right) = 1.667\text{ A} \\ I_{ripple2} &= \frac{(Vin_{max} - Vout2)}{Lo_{eff} \times N} \left( \frac{Vout2}{Vin_{max} \times f_{sw}} \right) = \frac{(15\text{ V} - 3.3\text{ V})}{1.2\text{ }\mu\text{H} \times 1} \left( \frac{3.3\text{ V}}{15\text{ V} \times 1000\text{ kHz}} \right) = 2.145\text{ A} \end{aligned} \quad (6)$$

$$\begin{aligned} I_{L1(RMS)} &= \sqrt{\left( \frac{I_{OUT1}}{N} \right)^2 + \frac{I_{RIPPLE1}^2}{12}} = \sqrt{\left( \frac{6}{1} \right)^2 + \frac{(1.667\text{ A})^2}{12}} = 6.019\text{ A} \\ I_{L2(RMS)} &= \sqrt{\left( \frac{I_{OUT2}}{N} \right)^2 + \frac{I_{RIPPLE2}^2}{12}} = \sqrt{\left( \frac{6}{1} \right)^2 + \frac{(2.145\text{ A})^2}{12}} = 6.032\text{ A} \end{aligned} \quad (7)$$

$$I_{L1(PEAK)} = \frac{I_{OUT1}}{N} + \frac{I_{RIPPLE1}}{2} = 6 \text{ A} + \frac{1.667 \text{ A}}{2} = 6.833 \text{ A}$$
$$I_{L2(PEAK)} = \frac{I_{OUT2}}{N} + \frac{I_{RIPPLE2}}{2} = 6 \text{ A} + \frac{2.145 \text{ A}}{2} = 7.073 \text{ A}$$

(8)

### 8.2.2.3 Output Capacitor

The two primary considerations for selecting the value of the output capacitor are how the regulator responds to a large change in load current and the output voltage ripple. The third consideration is to ensure converter stability, which is typically met from the first two considerations. The output capacitance needs to be selected based on the most stringent of these criteria.

The desired response to a large change in the load current is the first criteria and is typically the most stringent. A regulator does not respond immediately to a large, fast increase or decrease in load current. The output capacitor supplies or absorbs charge until the regulator responds to the load step. The control loop needs to sense the change in the output voltage then adjust the peak switch current in response to the change in load. The minimum output capacitance is selected based on an estimate of the loop bandwidth. Typically, the loop bandwidth is near  $f_{SW}/10$ . 方程式 9 estimates the minimum output capacitance necessary, where  $I_{STEP}$  is the change in output current and  $V_{TRANS}$  is the allowable change in the output voltage.

For this example, the transient load response is specified as a 5% change in  $V_{OUT1}$  for a load step of 3 A. Therefore,  $I_{STEP1}$  is 3 A and  $V_{TRANS1}$  is 50 mV. Using this target gives a minimum output capacitance of 95.5  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response. Similarly,  $I_{STEP2}$  is 3 A and  $V_{TRANS2}$  is 165 mV, which gives a minimum output capacitance of 28.9  $\mu$ F.

$$\begin{aligned} C_{OUT1\_LOOP} &> \frac{I_{STEP1}}{V_{TRANS1}} \times \frac{1}{2\pi \times \frac{f_{SW}}{10}} = \frac{3 \text{ A}}{50 \text{ mV}} \times \frac{1}{2\pi \times \frac{1000 \text{ kHz}}{10}} = 95.5 \mu\text{F} \\ C_{OUT2\_LOOP} &> \frac{I_{STEP2}}{V_{TRANS2}} \times \frac{1}{2\pi \times \frac{f_{SW}}{10}} = \frac{3 \text{ A}}{165 \text{ mV}} \times \frac{1}{2\pi \times \frac{1000 \text{ kHz}}{10}} = 28.9 \mu\text{F} \end{aligned} \quad (9)$$

In addition to the loop bandwidth, it is possible for the inductor current slew rate to limit how quickly the regulator responds to the load step. For low duty cycle applications, the time it takes for the inductor current to ramp down after a load step down can be the limiting factor. 方程式 10 estimates the minimum output capacitance necessary to limit the output voltage undershoot after a load step up. 方程式 11 estimates the minimum output capacitance necessary to limit the change in the output voltage overshoot after a load step down. Using the selected 0.56- $\mu$ H inductance gives a minimum capacitance of 4.6  $\mu$ F for  $V_{OUT1}$  to meet the undershoot requirement due to a load step-up. Using the selected 0.56- $\mu$ H inductance gives a minimum capacitance of 50.4  $\mu$ F for  $V_{OUT1}$  to meet the overshoot requirement due to a load step down. Using the selected 1.2- $\mu$ H inductance for  $V_{OUT2}$  gives a minimum output capacitance of 3.8  $\mu$ F and 9.9  $\mu$ F to meet the undershoot and overshoot requirements, respectively.

$$\begin{aligned} C_{OUT1\_UNDERSHOOT} &> \frac{L_{O1} \times I_{STEP}^2}{2 \times V_{TRANS} \times (V_{IN} - V_{OUT1})} > \frac{0.56 \mu\text{H} \times (3 \text{ A})^2}{2 \times 50 \text{ mV} \times (12 \text{ V} - 1 \text{ V})} = 4.6 \mu\text{F} \\ C_{OUT2\_UNDERSHOOT} &> \frac{L_{O2} \times I_{STEP}^2}{2 \times V_{TRANS} \times (V_{IN} - V_{OUT2})} > \frac{1.2 \mu\text{H} \times (3 \text{ A})^2}{2 \times 165 \text{ mV} \times (12 \text{ V} - 3.3 \text{ V})} = 3.8 \mu\text{F} \end{aligned} \quad (10)$$

$$\begin{aligned} C_{OUT1\_OVERSHOOT} &> \frac{L_{O1} \times I_{STEP}^2}{2 \times V_{TRANS} \times V_{OUT1}} = \frac{0.56 \mu\text{H} \times (3 \text{ A})^2}{2 \times 50 \text{ mV} \times 1 \text{ V}} = 50.4 \mu\text{F} \\ C_{OUT2\_OVERSHOOT} &> \frac{L_{O2} \times I_{STEP}^2}{2 \times V_{TRANS} \times V_{OUT2}} = \frac{1.2 \mu\text{H} \times (3 \text{ A})^2}{2 \times 165 \text{ mV} \times 3.3 \text{ V}} = 9.9 \mu\text{F} \end{aligned} \quad (11)$$

方程式 12 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where  $f_{SW}$  is the switching frequency,  $V_{RIPPLE1}$  is the maximum allowable steady-state output voltage ripple, and

$I_{\text{RIPPLE1}}$  is the inductor ripple current. In this case, the target maximum steady-state output voltage ripple is 10 mV for  $V_{\text{OUT1}}$ . Under this requirement, 方程式 12 yields 20.8  $\mu\text{F}$ . Similarly,  $V_{\text{RIPPLE2}}$  is the maximum allowable  $V_{\text{OUT2}}$  steady-state output voltage ripple, and  $I_{\text{RIPPLE2}}$  is the inductor ripple current for  $V_{\text{OUT2}}$ . For 33-mV steady-state output voltage ripple, 方程式 12 yields 8.13  $\mu\text{F}$  for  $V_{\text{OUT2}}$ .

$$C_{\text{OUT1\_RIPPLE}} > \frac{I_{\text{RIPPLE1}}}{8 \times V_{\text{RIPPLE1}} \times f_{\text{SW}}} = \frac{1.667 \text{ A}}{8 \times 10 \text{ mV} \times 1000 \text{ kHz}} = 20.8 \mu\text{F}$$

$$C_{\text{OUT2\_RIPPLE}} > \frac{I_{\text{RIPPLE2}}}{8 \times V_{\text{RIPPLE2}} \times f_{\text{SW}}} = \frac{2.145 \text{ A}}{8 \times 33 \text{ mV} \times 1000 \text{ kHz}} = 8.13 \mu\text{F} \quad (12)$$

Lastly, if an application does not have a stringent load transient response or output ripple requirement, a minimum amount of capacitance is still required to ensure the control loop is stable with the lowest gain ramp setting on the MODE pin. 方程式 13 estimates the minimum capacitance needed for loop stability. 方程式 13 sets the minimum amount of capacitance by keeping the LC frequency at a maximum of 1/30th the switching frequency. 方程式 13 gives a minimum capacitance of 40.7  $\mu\text{F}$  and 19  $\mu\text{F}$  for  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$ , respectively.

$$C_{\text{OUT1\_STABILITY}} > \left( \frac{15}{\pi \times f_{\text{SW}}} \right)^2 \times \frac{1}{L_{\text{O1}}} = \left( \frac{15}{\pi \times 1000 \text{ kHz}} \right)^2 \times \frac{1}{0.56 \mu\text{H}} = 40.7 \mu\text{F}$$

$$C_{\text{OUT2\_STABILITY}} > \left( \frac{15}{\pi \times f_{\text{SW}}} \right)^2 \times \frac{1}{L_{\text{O2}}} = \left( \frac{15}{\pi \times 1000 \text{ kHz}} \right)^2 \times \frac{1}{1.2 \mu\text{H}} = 19 \mu\text{F} \quad (13)$$

方程式 14 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification and shows that the ESR must be less than 6 m $\Omega$  for  $V_{\text{OUT1}}$ . This application uses all ceramic capacitors so the effects of ESR on the ripple and transient were ignored. If the user is using non-ceramic capacitors as a starting point, the ESR must be below the values calculated in 方程式 14 and 方程式 15 to meet both the ripple and transient response requirements. For more accurate calculations or if you are using mixed output capacitors, the impedance of the output capacitors must be used to determine if the ripple and transient requirements can be met. Similarly, 方程式 14 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification. This shows the ESR must be less than 15.4 m $\Omega$  for  $V_{\text{OUT2}}$ . In this case, ceramic capacitors are used and the combined ESR of the ceramic capacitors in parallel is much less than is needed to meet the ripple.

$$R_{\text{ESR1\_RIPPLE}} < \frac{V_{\text{RIPPLE1}}}{I_{\text{RIPPLE1}}} = \frac{10 \text{ mV}}{1.667 \text{ A}} = 6.00 \text{ m}\Omega$$

$$R_{\text{ESR2\_RIPPLE}} < \frac{V_{\text{RIPPLE2}}}{I_{\text{RIPPLE2}}} = \frac{33 \text{ mV}}{2.145 \text{ A}} = 15.4 \text{ m}\Omega \quad (14)$$

$$R_{\text{ESR1\_TRANS}} < \frac{V_{\text{TRANS}}}{I_{\text{STEP}}} = \frac{50 \text{ mV}}{3 \text{ A}} = 16.7 \text{ m}\Omega$$

$$R_{\text{ESR2\_TRANS}} < \frac{V_{\text{TRANS}}}{I_{\text{STEP}}} = \frac{165 \text{ mV}}{3 \text{ A}} = 55 \text{ m}\Omega \quad (15)$$

Capacitors also have limits to the amount of ripple current they can handle without producing excess heat and failing. An output capacitor that can support the inductor ripple current must be specified. The capacitor data sheet specifies the RMS value of the maximum ripple current. 方程式 16 can be used to calculate the RMS ripple current the output capacitor needs to support.



$$I_{CO1RMS} = \frac{(V_{INMAX} - V_{OUT1})}{\sqrt{12} \times L_{O1}} \left( \frac{V_{OUT1}}{V_{INMAX} \times f_{SW}} \right) = \frac{(15\text{ V} - 1\text{ V})}{\sqrt{12} \times 0.56\text{ }\mu\text{H}} \left( \frac{1\text{ V}}{15\text{ V} \times 1000\text{ kHz}} \right) = 0.481\text{ A}$$

$$I_{CO2RMS} = \frac{(V_{INMAX} - V_{OUT2})}{\sqrt{12} \times L_{O2}} \left( \frac{V_{OUT2}}{V_{INMAX} \times f_{SW}} \right) = \frac{(15\text{ V} - 3.3\text{ V})}{\sqrt{12} \times 1.2\text{ }\mu\text{H}} \left( \frac{3.3\text{ V}}{15\text{ V} \times 1000\text{ kHz}} \right) = 0.619\text{ A} \quad (16)$$

For this application, 方程式 16 yields 0.481 A and 0.619 A, for  $V_{OUT1}$  and  $V_{OUT2}$ , respectively. Ceramic capacitors typically have a ripple current rating much higher than this. Select X5R and X7R ceramic dielectrics or equivalent for power regulator capacitors since they have a high capacitance-to-volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the capacitor manufacturer's website. For a  $V_{OUT1}$  application example, three 100- $\mu\text{F}$ , 6.3-V, X7S, 0805 ceramic capacitors, each with 2 m $\Omega$  of ESR, are used. With the three parallel capacitors, the estimated effective output capacitance after derating using the capacitor manufacturer's website is 240  $\mu\text{F}$ . This is well above the calculated minimum capacitance so this design is expected to meet the transient response requirement with added margin. 图 8-13 shows the transient response and the output voltage stays within  $\pm 4\%$ , below the  $\pm 5\%$  target of  $\pm 50\text{ mV}$  for  $V_{OUT1}$ . For the  $V_{OUT2}$  application example, two 100- $\mu\text{F}$ , 6.3-V, X7S, 0805 ceramic capacitors each with 2 m $\Omega$  of ESR are used. With the two parallel capacitors the estimated effective output capacitance after derating using the capacitor manufacturer's website is 80  $\mu\text{F}$ . 图 8-14 shows the transient response and the output voltage stays within  $\pm 3\%$ , below the  $\pm 5\%$  target of  $\pm 165\text{ mV}$  for  $V_{OUT2}$ .

#### 8.2.2.4 Input Capacitor

It is required to have input decoupling ceramic capacitors type X5R, X7R, or similar from both the PVIN1 and PVIN2 pins to PGND to bypass the power-stage and be placed as close as possible. A total of at least 10  $\mu\text{F}$  of capacitance is required. Some applications can require a bulk capacitance. At least 1  $\mu\text{F}$  of bypass capacitance is recommended near both VIN pins to minimize the input voltage ripple. A 0.1- $\mu\text{F}$  to 1- $\mu\text{F}$  capacitor must be placed by both PVIN1 and PVIN2 pins 8 and 12 to provide high frequency bypass to reduce the high frequency overshoot and undershoot on the following pins:

- PVIN1
- SW1
- PVIN2
- SW2

The voltage rating of the input capacitor must be greater than the maximum input voltage. In addition to this, more bulk capacitance can be needed on the input depending on the application to minimize variations on the input voltage during transient conditions. The input capacitance required to meet a specific input ripple target can be calculated with 方程式 17. A recommended target input voltage ripple is 5% the minimum input voltage, which is 350 mV in this example. The calculated input capacitance is 2.1  $\mu\text{F}$  and 4.3  $\mu\text{F}$ . Use the larger of the two values and distribute evenly between PVIN1 and PVIN2. Since the values are less than 10  $\mu\text{F}$ ,  $2 \times 10\text{ }\mu\text{F}$  are used. This example meets these two requirements with  $4 \times 10\text{-}\mu\text{F}$  ceramic capacitors and  $2 \times 100\text{-}\mu\text{F}$  bulk capacitance. The capacitor must also have a ripple current rating greater than the maximum RMS input current. The RMS input current can be calculated using 方程式 18 and 方程式 19.

For this example design, a ceramic capacitor with at least a 16-V voltage rating is required to support the maximum input voltage. Two 10- $\mu\text{F}$ , 0805, X7S, 25-V and two 0.1- $\mu\text{F}$ , 0402, X7R 50-V capacitors in parallel have been selected to be placed on both sides of the IC near both PVIN pins to PGND pins. Based on the capacitor manufacturer's website, the total ceramic input capacitance derates to 5.4  $\mu\text{F}$  at the nominal input voltage of 12 V. A 100- $\mu\text{F}$  bulk capacitance is also used to bypass long leads when connected a lab bench top power supply.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using 方程式 37. The maximum input ripple occurs when operating nearest to 50% duty cycle. Using the nominal design example values of  $I_{OUT1} = 6\text{ A}$ ,  $f_{SW} = 1000\text{ kHz}$ ,  $V_{OUT1}$  the input voltage ripple with the 12-V

nominal input is 350 mV, and the RMS input ripple current with the 7-V minimum input is 2.106 A. Similarly, for  $V_{OUT2}$ , the input RMS current is 3.01 A.

For applications requiring bulk capacitance on the input, such as ones with low input voltage and high current, the selection process in the [How To Select Input Capacitors For A Buck Converter](#) technical brief is recommended.

$$C_{IN1} > \frac{V_{OUT1} \times I_{OUT1} \times \left(1 - \frac{V_{OUT1}}{V_{IN(min)}}\right)}{N \times f_{SW} \times V_{IN(min)} \times V_{IN\_RIPPLE}} = \frac{1 \text{ V} \times 6 \text{ A} \times \left(1 - \frac{1 \text{ V}}{7 \text{ V}}\right)}{1 \times 1000 \text{ kHz} \times 7 \text{ V} \times 350 \text{ mV}} = 2.1 \mu\text{F}$$

$$C_{IN2} > \frac{V_{OUT2} \times I_{OUT2} \times \left(1 - \frac{V_{OUT2}}{V_{IN(min)}}\right)}{N \times f_{SW} \times V_{IN(min)} \times V_{IN\_RIPPLE}} = \frac{3.3 \text{ V} \times 6 \text{ A} \times \left(1 - \frac{3.3 \text{ V}}{7 \text{ V}}\right)}{1 \times 1000 \text{ kHz} \times 7 \text{ V} \times 350 \text{ mV}} = 4.3 \mu\text{F} \quad (17)$$

$$I_{CIN1(RMS)} = \sqrt{\frac{V_{OUT1}}{V_{IN(min)}} \times \left( \frac{(V_{IN(min)} - V_{OUT1})}{V_{IN(min)}} \times \left(\frac{I_{OUT1}}{N}\right)^2 + \frac{\left(\frac{I_{ripple1}}{N}\right)^2}{12} \right)}$$

$$I_{CIN1(RMS)} = \sqrt{\frac{1 \text{ V}}{7 \text{ V}} \times \left( \frac{(7 \text{ V} - 1 \text{ V})}{7 \text{ V}} \times \left(\frac{6 \text{ A}}{1}\right)^2 + \frac{\left(\frac{1.531}{1}\right)^2}{12} \right)} = 2.11 \text{ A} \quad (18)$$

$$I_{CIN2(RMS)} = \sqrt{\frac{V_{OUT2}}{V_{IN(min)}} \times \left( \frac{(V_{IN(min)} - V_{OUT2})}{V_{IN(min)}} \times \left(\frac{I_{OUT2}}{N}\right)^2 + \frac{\left(\frac{I_{ripple2}}{N}\right)^2}{12} \right)}$$

$$I_{CIN2(RMS)} = \sqrt{\frac{3.3 \text{ V}}{7 \text{ V}} \times \left( \frac{(7 \text{ V} - 3.3 \text{ V})}{7 \text{ V}} \times \left(\frac{6 \text{ A}}{1}\right)^2 + \frac{\left(\frac{1.454}{1}\right)^2}{12} \right)} = 3.01 \text{ A} \quad (19)$$

### 8.2.2.5 Output Voltage Resistors Selection

The output voltage is set with a resistor divider created by  $R_{FB\_T1}$  and  $R_{FB\_B1}$  from the output node to the FB1 pin. It is recommended to use 1% tolerance or better resistors. For this example design, 10.0 k $\Omega$  is selected for  $R_{FB\_B1}$ . Using [方程式 20](#),  $R_{FB\_T1}$  is calculated as 10.0 k $\Omega$  for  $V_{OUT1} = 1 \text{ V}$ . For this example design, 10.0 k $\Omega$  is selected for  $R_{FB\_B2}$ . Using [方程式 20](#),  $R_{FB\_T2}$  is calculated as 56.0 k $\Omega$  for  $V_{OUT2} = 3.3 \text{ V}$ .

$$R_{fb\_t1} = R_{fb\_b1} \times \left( \frac{V_{OUT1} - V_{FB}}{V_{FB}} \right) = 10 \text{ k}\Omega \times \left( \frac{1 \text{ V} - 0.5 \text{ V}}{0.5 \text{ V}} \right) = 10 \text{ k}\Omega$$

$$R_{fb\_t2} = R_{fb\_b2} \times \left( \frac{V_{OUT2} - V_{FB}}{V_{FB}} \right) = 10 \text{ k}\Omega \times \left( \frac{3.3 \text{ V} - 0.5 \text{ V}}{0.5 \text{ V}} \right) = 56 \text{ k}\Omega \quad (20)$$

where

- $V_{FB} = 0.5 \text{ V}$

#### 8.2.2.6 Adjustable Undervoltage Lockout

The undervoltage lockout (UVLO) is adjusted using the external voltage divider network of  $R_{ENT}$  and  $R_{ENB}$ . The UVLO has a threshold for power up when the input voltage is rising. UVLO has another threshold for power down or brownouts when the input voltage is falling. For this example design, the supply is set to turn on and start switching once the input voltage increases above 6 V (UVLO start or enable). After the regulator starts switching, it continues to do so until the input voltage falls below 5.5 V (UVLO stop or disable). In this example, these start and stop voltages set by the EN resistor divider are selected to have more hysteresis than the internally fixed  $V_{IN}$  UVLO. 方程式 21 can be used to calculate the values for the upper resistor. For these equations to work,  $V_{START}$  must be  $1.1 \times V_{STOP}$  due to the voltage hysteresis of the EN pin. To set the start voltage, first select the bottom resistor ( $R_{EN\_B}$ ). The recommended value is between 1 k $\Omega$  and 100 k $\Omega$ . This example uses a 10-k $\Omega$  resistor.

For the voltages specified, the standard resistor value used for  $R_{ENT}$  is 39.2 k $\Omega$  and for  $R_{ENB}$  is 10 k $\Omega$ .

$$R_{EN\_T} = \frac{R_{EN\_B} \times V_{START}}{V_{ENH}} - R_{EN\_B} = \frac{10 \text{ k}\Omega \times 6 \text{ V}}{1.2 \text{ V}} - 10 \text{ k}\Omega = 39.9 \text{ k}\Omega \quad (21)$$

#### 8.2.2.7 Bootstrap Capacitor Selection

A 0.1- $\mu\text{F}$  ceramic capacitor must be connected between the BOOT1 and SW1 and BOOT2 and SW2 pins for proper operation. The capacitor must be rated for 10 V or greater to minimize DC bias derating.

#### 8.2.2.8 BP5 Capacitor Selection

A minimum of 2.2- $\mu\text{F}$  (4.7  $\mu\text{F}$  preferred) ceramic capacitor must be connected between the BP5 pin and PGND for proper operation. The capacitor must be rated for at least 10 V to minimize DC bias derating.

#### 8.2.2.9 PGOOD Pullup Resistor

A 1-k $\Omega$  to 100-k $\Omega$  resistor can be used to pull up the power good signal when FB conditions are met. The pullup voltage source must be less than the 6-V absolute maximum of the PGOOD pin.

#### 8.2.2.10 Current Limit

The current limit is fixed.







#### 8.2.2.11 Soft-Start Time Selection

When using the TPS541620 in the dual-output configuration, the soft-start time is internally fixed at 1 ms as described in 7.3.8.

#### 8.2.2.12 MODE1 and MODE2 Pins

To configure the TPS541620 for dual-output mode and a 1.5-pF ramp capacitor on VOUT2, the MODE1 resistor is chosen to be 15.4 k $\Omega$  as described in 表 7-3. To set the switching frequency to 1 MHz and a 1.5-pF ramp capacitor for VOUT1, the MODE2 resistor is chosen to be 17.4 k $\Omega$  as described in 表 7-1.

## 8.2.3 Application Curves

图 8-3. V<sub>OUT1</sub> Efficiency图 8-4. V<sub>OUT2</sub> Efficiency图 8-5. V<sub>OUT1</sub> Load Regulation图 8-6. V<sub>OUT2</sub> Load Regulation图 8-7. V<sub>OUT1</sub> Cross Regulation图 8-8. V<sub>OUT2</sub> Cross Regulation




图 8-9. Line Regulation  $V_{OUT1}$




图 8-10. Line Regulation  $V_{OUT2}$




图 8-11.  $V_{OUT1}$  Bode Plot




图 8-12.  $V_{OUT2}$  Bode Plot




图 8-13.  $V_{OUT1}$  Load Transient




图 8-14.  $V_{OUT2}$  Load Transient




图 8-15. Power Up with EN 1




图 8-16. Power Up with EN 2




图 8-17. Power Down with EN 1




图 8-18. Power Down with EN 2




图 8-19. Power Up with EN 1 with Pre Bias




图 8-20. Power Up with EN 2 with Pre Bias




图 8-21. Power Down with EN 1 with Pre Bias




图 8-22. Power Down with EN 2 with Pre Bias




图 8-23. Power Up with  $V_{IN}$   $V_{OUT1}$




图 8-24. Power Down with  $V_{IN}$   $V_{OUT1}$




图 8-25. Power Up with  $V_{IN}$   $V_{OUT2}$




图 8-26. Power Down with  $V_{IN}$   $V_{OUT2}$






图 8-27. Sync In to SW1 and SW2 Delay




图 8-28.  $V_{OUT1}$  Output Ripple - 6-A Load图 8-29.  $V_{OUT2}$  Output Ripple - 6-A Load

图 8-30. Input Ripple PVIN1 - 6-A Load




图 8-31. Input Ripple PVIN2 - 6-A Load



The schematic diagram illustrates the TPS541620RPBTR converter circuit. Key components and connections include:

- Power Input:** A J1 connector provides the input voltage (PVIN) to the circuit.
- Switching Section:** Two MOSFETs (SW1, SW2) are used for switching. Their gates are driven by BOOT1, BOOT2, FB1, and FB2. The switching is controlled by the TPS541620RPBTR IC.
- Feedback Section:** A voltage divider (Rf1b, Rf2b) is used to sense the output voltage (VOUT1). The feedback signal is fed back to the FB1 and FB2 pins of the IC. A compensation network (Cf, Rf1f, Rf2f) is also present.
- Output Section:** The output voltage (VOUT1) is filtered by an inductor (L1, L2) and a capacitor (Cout).
- Grounding:** The circuit is grounded to AGND (Analog Ground).

#### 8.2.4.1 Design Requirements

### 表 8-2. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range ( $V_{IN}$ )	7 to 15 V, 12 V nominal
Output voltage ( $V_{OUT}$ )	1.0 V
Output current rating ( $I_{OUT}$ )	12 A
Switching frequency ( $f_{SW}$ )	1000 kHz/phase
Steady state output ripple voltage	10 mV
Output current load step	6 A
Transient response	$\pm 50$ mV ( $\pm 5\%$ )

### 8.2.4.2 Detailed Design Procedure

#### 8.2.4.2.1 Switching Frequency

The first step is to decide on a switching frequency. The TPS541620 can operate at four different frequencies from 500 kHz to 2.0 MHz.  $f_{SW}$  is set by the resistor value from the MODE2 pin to ground. Typically the highest switching frequency possible is desired because it produces the smallest solution size, or a lower switching frequency is selected for a more efficient converter. The minimum controllable on-time and maximum off-time affect the input voltage range and switching frequency.

The maximum switching frequency for a given application can be limited by the minimum on-time of the regulator and the maximum  $f_{SW}$  can be estimated with 方程式 22. Using the maximum minimum on-time of 50 ns and 15-V maximum input voltage for this application, the maximum switching frequency is 1333 kHz. The minimum regulating input voltage is limited by the maximum off-time, switching frequency, and output voltage. Using the maximum 150-ns off-time, 7-V minimum input voltage, 1.0-V output voltage for this application, and 方程式 23, the maximum switching frequency from 1.0 V and maximum off-time is 5714 kHz.

The selected switching frequency must also consider the tolerance of the switching frequency. A switching frequency of 1000 kHz is selected for a good balance of solution size and efficiency. To set the frequency to 1000 kHz, the selected MODE2 resistor is 17.4 k $\Omega$  per 表 7-1.

$$f_{sw} = \frac{V_{outmin}}{t_{on} \times V_{inmax}} = \frac{1 \text{ V}}{50 \text{ ns} \times 15 \text{ V}} = 1333 \text{ kHz} \quad (22)$$

$$f_{sw} = \frac{1 - \frac{V_{outmax}}{V_{inmin}}}{t_{off}} = \frac{1 - \frac{1.0 \text{ V}}{7 \text{ V}}}{150 \text{ ns}} = 5714 \text{ kHz} \quad (23)$$

图 8-33 shows the maximum recommended input voltage versus output voltage for each FSEL frequency. 图 8-33 uses the maximum minimum on-time of 50 ns and includes 10% tolerance on the switching frequency.




图 8-33. Maximum Input Voltage Versus Output Voltage

#### 8.2.4.2.2 Output Inductor Selection

To calculate the effective value of the output inductor, use [方程式 24](#). K is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Choosing small inductor ripple currents (through a large inductor) can degrade the transient response performance. The inductor ripple, K, is normally from 0.1 to 0.4 for the majority of applications giving a peak-to-peak ripple current range of 0.6 A to 2.4 A. The target ripple must be 0.3 A or larger.

For this design example,  $K_{IND} = 0.3$  is used and the inductor value  $Lo\_eff$  is calculated to be 0.255  $\mu H$ . The per phase value is calculated to 0.51  $\mu H$ . An inductor with an inductance of 0.56  $\mu H$  is selected. The inductor ripple current is calculated as 1.674 A using [方程式 25](#). It is important that the RMS (Root Mean Square) current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from [方程式 26](#) and [方程式 27](#), respectively. For this design, the RMS inductor current is 6.019 A and the peak inductor current is 6.837 A. The chosen inductor is a Coilcraft XAL6030-561, which has a saturation current rating of 29 A, an RMS current rating of 17 A, and a typical DC series resistance of 3.01 m $\Omega$ .

The peak current through the inductor is the inductor ripple current plus the DC output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated in [方程式 27](#). In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify the current ratings of the inductor based on the switch current limit rather than the steady-state peak inductor current.

$$Lo\_eff = \frac{(Vin - Vout)}{K \times I_{out}} \left( \frac{Vout}{Vin \times f_{sw}} \right) = \frac{(12 V - 1 V)}{0.3 \times 12 A} \left( \frac{1 V}{12 V \times 1000 kHz} \right) = 0.255 \mu H$$

$$Lo = N \times Lo\_eff = (0.255 \mu H) \times 2 = 0.509 \mu H$$

$$\text{where } N = 1, 2 \text{ or } 4 \quad (24)$$

$$I_{ripple} = \frac{(Vin_{max} - Vout)}{Lo\_eff \times N} \left( \frac{Vout}{Vin_{max} \times f_{sw}} \right) = \frac{(15 V - 1 V)}{0.280 \mu H \times 2} \left( \frac{1 V}{15 V \times 1000 kHz} \right) = 1.667 A \quad (25)$$

$$I_{L(RMS)} = \sqrt{\left( \frac{I_{OUT}}{N} \right)^2 + \frac{I_{RIPPLE}^2}{12}} = \sqrt{\left( \frac{12 A}{2} \right)^2 + \frac{(1.667 A)^2}{12}} = 6.019 A \quad (26)$$

$$I_{L(PEAK)} = \frac{I_{OUT}}{N} + \frac{I_{RIPPLE}}{2} = \frac{12 A}{2} + \frac{1.667 A}{2} = 6.833 A \quad (27)$$

### 8.2.4.2.3 Output Capacitor

The two primary considerations for selecting the value of the output capacitor are how the regulator responds to a large change in load current and the output voltage ripple. The third consideration is to ensure converter stability, which is typically met from the first two considerations. The output capacitance needs to be selected based on the more stringent of these criteria.

The desired response to a large change in the load current is the first criteria and is typically the most stringent. A regulator does not respond immediately to a large, fast increase or decrease in load current. The output capacitor supplies or absorbs charge until the regulator responds to the load step. The control loop needs to sense the change in the output voltage, then adjust the peak switch current in response to the change in load. The minimum output capacitance is selected based on an estimate of the loop bandwidth. Typically, the loop bandwidth is near  $f_{SW}/10$ . 方程式 28 estimates the minimum output capacitance necessary, where  $I_{STEP}$  is the change in output current and  $V_{TRANS}$  is the allowable change in the output voltage.

For this example, the transient load response is specified as a 5% change in  $V_{OUT}$  for a load step of 6 A. Therefore,  $I_{TRANS}$  is 6 A and  $V_{TRANS}$  is 50 mV. Using this target gives a minimum capacitance of 191  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response.

$$C_{OUT\_LOOP} > \frac{I_{STEP}}{V_{TRANS}} \times \frac{1}{2\pi \times \frac{f_{sw}}{10}} = \frac{6 \text{ A}}{50 \text{ mV}} \times \frac{1}{2\pi \times \frac{1000 \text{ kHz}}{10}} = 191 \mu\text{F} \quad (28)$$

In addition to the loop bandwidth, it is possible for the inductor current slew rate to limit how quickly the regulator responds to the load step. For low duty cycle applications, the time it takes for the inductor current to ramp down after a load step down can be the limiting factor. 方程式 29 estimates the minimum output capacitance necessary to limit the undershoot of the output voltage after a load step-up. Using the 0.56- $\mu$ H inductance selected gives a minimum capacitance of 9.2  $\mu$ F to meet the undershoot requirement. 方程式 30 estimates the minimum output capacitance necessary to limit the overshoot of the output voltage after a load step down. Using the 0.56- $\mu$ H inductance selected gives a minimum capacitance of 100.8  $\mu$ F to meet the overshoot requirement.

$$C_{OUT\_UNDERSHOOT} > \frac{L_{o\_eff} \times I_{STEP}^2}{2 \times V_{TRANS} \times (V_{IN} - V_{OUT})} = \frac{\frac{0.56 \mu\text{H}}{2} \times (6 \text{ A})^2}{2 \times 50 \text{ mV} \times (12 \text{ V} - 1 \text{ V})} = 9.2 \mu\text{F} \quad (29)$$

$$C_{OUT\_OVERSHOOT} > \frac{L_{o\_eff} \times I_{STEP}^2}{2 \times V_{TRANS} \times V_{OUT}} = \frac{\frac{0.56 \mu\text{H}}{2} \times (6 \text{ A})^2}{2 \times 50 \text{ mV} \times 1 \text{ V}} = 100.8 \mu\text{F} \quad (30)$$

方程式 31 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where  $f_{sw}$  is the switching frequency,  $V_{RIPPLE}$  is the maximum allowable steady-state output voltage ripple,  $N$  is the number of phases, and  $I_{RIPPLE}$  is the inductor ripple current calculated from 方程式 25. In this case, the target maximum steady-state output voltage ripple is 10 mV. Under this requirement, 方程式 31 yields 10.4  $\mu$ F.

$$C_{OUT\_RIPPLE} > \frac{I_{RIPPLE}}{8 \times V_{RIPPLE} \times N \times f_{SW}} = \frac{1.667 \text{ A}}{8 \times 10 \text{ mV} \times 2 \times 1000 \text{ kHz}} = 10.4 \mu\text{F} \quad (31)$$

Lastly, if an application does not have a stringent load transient response or output ripple requirement, a minimum amount of capacitance is still required to ensure the control loop is stable with the lowest gain ramp setting on the MODE pin. 方程式 32 estimates the minimum capacitance needed for loop stability. This equation

sets the minimum amount of capacitance by keeping the LC frequency at a maximum of 1/30th the switching frequency. 方程式 32 gives a minimum capacitance of 81.4  $\mu\text{F}$ .

$$C_{\text{OUT\_STABILITY}} > \left( \frac{15}{\pi \times f_{\text{sw}}} \right)^2 \times \frac{1}{\frac{L_o}{N}} = \left( \frac{15}{\pi \times 1000 \text{ kHz}} \right)^2 \times \frac{1}{\frac{0.56}{2} \mu\text{H}} = 81.4 \mu\text{F} \quad (32)$$

方程式 33 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification, showing the ESR should be less than 6 m $\Omega$ . This application uses all ceramic capacitors, so the effects of ESR on the ripple and transient were ignored. If you are using non-ceramic capacitors, as a starting point, the ESR should be below the values calculated in 方程式 33 and 方程式 34, respectively, to meet the ripple and transient requirements. For more accurate calculations or if using mixed output capacitors, the impedance of the output capacitors must be used to determine if the ripple and transient requirements can be met.

$$R_{\text{ESR\_RIPPLE}} < \frac{V_{\text{RIPPLE}}}{I_{\text{RIPPLE}}} = \frac{10 \text{ mV}}{1.667 \text{ A}} = 6.00 \text{ m}\Omega \quad (33)$$

$$R_{\text{ESR\_TRANS}} < \frac{V_{\text{TRANS}}}{I_{\text{STEP}}} = \frac{50 \text{ mV}}{6 \text{ A}} = 8.3 \text{ m}\Omega \quad (34)$$

$$I_{\text{corms}} = \frac{(V_{\text{inmax}} - V_{\text{out}})}{\sqrt{12} \times L_o} \left( \frac{V_{\text{out}}}{V_{\text{inmax}} \times f_{\text{sw}}} \right) = \frac{(15 \text{ V} - 1 \text{ V})}{\sqrt{12} \times 0.56 \mu\text{H}} \left( \frac{1 \text{ V}}{15 \text{ V} \times 1000 \text{ kHz}} \right) = 0.481 \text{ A} \quad (35)$$

In this case, ceramic capacitors are used and the combined ESR of the ceramic capacitors in parallel is much less than is needed to meet the ripple. Capacitors also have limits to the amount of ripple current they can handle without producing excess heat and failing. An output capacitor that can support the inductor ripple current must be specified. The capacitor data sheet specifies the RMS value of the maximum ripple current. 方程式 35 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, 方程式 35 yields 0.481 A, and ceramic capacitors typically have a ripple current rating much higher than this. Select X5R and X7R ceramic dielectrics or equivalent for power regulator capacitors because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the capacitor manufacturer's website. For this application example, six 100- $\mu\text{F}$ , 6.3-V, X7S, 0805 ceramic capacitors, each with 2 m $\Omega$  of ESR, are used. With the six parallel capacitors, the estimated effective output capacitance after derating using the capacitor manufacturer's website is 240  $\mu\text{F}$ . This is well above the calculated minimum capacitance, so this design is expected to meet the transient response requirement with added margin. 图 8-38 shows the transient response. The output voltage stays within  $\pm 3\%$ , below the  $\pm 5\%$  target.

#### 8.2.4.2.4 Input Capacitor

It is required to have input decoupling ceramic capacitors type X5R, X7R, or similar from both the PVIN1 and PVIN2 pins to PGND to bypass the power-stage and placed as close as possible to the IC. A total of at least 10  $\mu\text{F}$  of capacitance is required and some applications can require a bulk capacitance. At least 1  $\mu\text{F}$  of bypass capacitance is recommended near both VIN pins to minimize the input voltage ripple. A 0.1- $\mu\text{F}$  to 1- $\mu\text{F}$  capacitor must be placed by both PVIN1 and PVIN2 pins 8 and 12 to provide high frequency bypass to reduce the high frequency overshoot and undershoot on the following pins:

- PVIN1
- SW1

- PVIN2
- SW2

The voltage rating of the input capacitor must be greater than the maximum input voltage. In addition to this, more bulk capacitance can be needed on the input depending on the application to minimize variations on the input voltage during transient conditions. A recommended target input voltage ripple is 5% of the minimum input voltage, which is 350 mV in this example. The calculated input capacitance is 2.1  $\mu$ F. Use the larger of the two values and distribute evenly between PVIN1 and PVIN2. Since the values are less than 10  $\mu$ F,  $2 \times 10 \mu$ F are used. This example meets these two requirements with  $4 \times 10\text{-}\mu$ F ceramic capacitors and  $2 \times 100\text{-}\mu$ F bulk capacitance. The capacitor must also have a ripple current rating greater than the maximum RMS input current. The RMS input current can be calculated using [方程式 36](#).

For this example design, a ceramic capacitor with at least a 16-V voltage rating is required to support the maximum input voltage. Two 10- $\mu$ F, 0805, X7S, 25-V and two 0.1- $\mu$ F, 0402, X7R 50-V capacitors in parallel have been selected to be placed on both sides of the IC near both PVIN pins to PGND pins. Based on the capacitor manufacturer's website, the total ceramic input capacitance derates to 5.4  $\mu$ F at the nominal input voltage of 12 V. 100- $\mu$ F bulk capacitance is also used to bypass long leads when connected a lab bench top power supply.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using [方程式 37](#). The maximum input ripple occurs when operating closest to 50% duty cycle. Using the nominal design example values of  $I_{\text{outmax}} = 12$  A,  $f_{\text{SW}} = 1000$  kHz, and  $V_{\text{OUT}} = 1$  V, the input voltage ripple with the 12-V nominal input is 350 mV and the RMS input ripple current with the 7-V minimum input is 2.106 A.

For applications requiring bulk capacitance on the input, such as ones with low input voltage and high current, the selection process in the [How To Select Input Capacitors For A Buck Converter](#) technical brief is recommended.

$$C_{\text{IN}} > \frac{V_{\text{OUT}} \times I_{\text{OUT}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}(\text{min})}\right)}{N \times f_{\text{SW}} \times V_{\text{IN}}(\text{min}) \times V_{\text{IN\_RIPPLE}}} = \frac{1 \text{ V} \times 12 \text{ A} \times \left(1 - \frac{1 \text{ V}}{7 \text{ V}}\right)}{2 \times 1000 \text{ kHz} \times 7 \text{ V} \times 350 \text{ mV}} = 2.1 \mu\text{F} \quad (36)$$

$$I_{\text{CIN(RMS)}} = \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}(\text{min})} \times \left( \frac{(V_{\text{IN}}(\text{min}) - V_{\text{OUT}})}{V_{\text{IN}}(\text{min})} \times \left(\frac{I_{\text{OUT}}}{N}\right)^2 + \frac{(I_{\text{ripple}})^2}{12} \right)}$$

$$I_{\text{CIN(RMS)}} = \sqrt{\frac{1 \text{ V}}{7 \text{ V}} \times \left( \frac{(7 \text{ V} - 1 \text{ V})}{7 \text{ V}} \times \left(\frac{12}{2}\right)^2 + \frac{(1.687)^2}{12} \right)} = 2.106 \text{ A} \quad (37)$$

#### 8.2.4.2.5 Output Voltage Resistors Selection

The output voltage is set with a resistor divider created by  $R_{\text{FB\_T}}$  and  $R_{\text{FB\_B}}$  from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. For this example design, 10.0 k $\Omega$  is selected for  $R_{\text{FB\_B}}$ . Using [方程式 38](#),  $R_{\text{FB\_T}}$  is calculated as 10.0 k $\Omega$  for a 1-V output. This is a standard 1% resistor.

$$R_{\text{fb\_t}} = R_{\text{fb\_b}} \times \left( \frac{V_{\text{OUT}} - V_{\text{FB}}}{V_{\text{FB}}} \right) = 10 \text{ k}\Omega \times \left( \frac{1 \text{ V} - 0.5 \text{ V}}{0.5 \text{ V}} \right) = 10 \text{ k}\Omega \quad (38)$$

where

- $V_{\text{FB}} = 0.5 \text{ V}$

#### 8.2.4.2.6 Adjustable Undervoltage Lockout

The undervoltage lockout (UVLO) is adjusted using the external voltage divider network of  $R_{ENT}$  and  $R_{ENB}$ . The UVLO has a threshold for power up when the input voltage is rising. UVLO has another threshold for power down or brownouts when the input voltage is falling. For the example design, the supply is set to turn on and start switching once the input voltage increases above 6 V (UVLO start or enable). After the regulator starts switching, it continues to do so until the input voltage falls below 5.5 V (UVLO stop or disable). In this example, these start and stop voltages set by the EN resistor divider are selected to have more hysteresis than the internally fixed  $V_{IN}$  UVLO. 方程式 39 can be used to calculate the value for the upper resistor. For these equations to work,  $V_{START}$  must be  $1.1 \times V_{STOP}$  due to the voltage hysteresis of the EN pin. To set the start voltage, first select the bottom resistor ( $R_{EN\_B}$ ). The recommended value is between 1 k $\Omega$  and 100 k $\Omega$ . This example uses a 10-k $\Omega$  resistor.

For the voltages specified, the standard resistor value used for  $R_{ENT}$  is 39.2 k $\Omega$  and for  $R_{ENB}$  is 10 k $\Omega$ .

$$R_{EN\_T} = \frac{R_{EN\_B} \times V_{START}}{V_{ENH}} - R_{EN\_B} = \frac{10 \text{ k}\Omega \times 6 \text{ V}}{1.2 \text{ V}} - 10 \text{ k}\Omega = 39.9 \text{ k}\Omega \quad (39)$$

#### 8.2.4.2.7 Bootstrap Capacitor Selection

A 0.1- $\mu$ F ceramic capacitor must be connected between the BOOT1 and SW1 and BOOT2 and SW2 pins for proper operation. The capacitor must be rated for 10 V or greater to minimize DC bias derating.

#### 8.2.4.2.8 BP5 Capacitor Selection

A 2.2- $\mu$ F (4.7  $\mu$ F preferred) ceramic capacitor must be connected between the BP5 pin and PGND for proper operation. The capacitor must be rated for at least 10-V to minimize DC bias derating.

#### 8.2.4.2.9 PGOOD Pullup Resistor

A 1-k $\Omega$  to 100-k $\Omega$  resistor can be used to pull up the power good signal when FB conditions are met. The pullup voltage source must be less than the 6-V absolute maximum of the PGOOD pin.

#### 8.2.4.2.10 Current Limit

The current limit is fixed.

#### 8.2.4.2.11 Soft-Start Time Selection

The SS pin is used to program different soft-start times in multi-phase mode. In dual-output mode, an internally fixed soft start is used.

This is useful if a load has specific timing requirements for the output voltage of the regulator. A longer soft-start time is also useful if the output capacitance is very large and would require large amounts of current to quickly charge the output capacitors to the output voltage level. The large currents necessary to charge the capacitor can reach the current limit or cause the input voltage rail to sag due excessive current draw from the input power supply. Limiting the output voltage slew rate solves both of these problems. The example design has the soft-start time set to 2.5 ms.

#### 8.2.4.2.12 MODE1 Pin

The MODE1 resistor is set to 10.7 k $\Omega$  to select multiphase mode as described by 表 7-3.

### 8.2.4.3 Application Curves




图 8-34. Efficiency




图 8-35. Load Regulation




图 8-36. Line Regulation




图 8-37. Bode Plot




图 8-38. Load Transient




图 8-39. Power Up with EN






图 8-40. Power Down with EN




图 8-41. Power Up with  $V_{IN}$




图 8-42. Power Up with EN – Prebias




图 8-43. Power Down with EN – Prebias




图 8-44. Power Down with VIN




图 8-45. Output Ripple – No Load




图 8-46. Output Ripple - 12-A Load




图 8-47. Input Ripple PVIN1 - 12-A Load




图 8-48. Input Ripple PVIN2 - 12-A Load




图 8-49. Sync In to SW1, SW2 and CLKO Delay

## 9 Power Supply Recommendations

The TPS541620 is designed to operate from an input voltage supply range between 4.5 V and 15 V. This supply voltage must be well regulated. Proper bypassing of the input supply is critical for proper electrical performance, as is the PCB layout and the grounding scheme. A minimum of one 22- $\mu$ F (after derating) ceramic capacitor, type X5R or better, must be placed between VIN and PGND on each side of the device.


## 10 Layout

### 10.1 Layout Guidelines

Layout is a critical portion of good power supply design. See [Figure 10-1](#) for a PCB layout example. Key guidelines to follow for the layout are:

- VIN, PGND, and SW traces must be as wide as possible to reduce trace impedance and improve heat dissipation.
- **Place a 10-nF to 100-nF capacitor from each VIN to PGND pin and place them as close as possible to the device (It is recommended the edge of input bypass capacitor pads to be no more than 8 mils away from the VIN pin).** Place the remaining ceramic input capacitance next to these high frequency bypass capacitors.
- Use multiple vias near the PGND pins and use the layer directly below the device to connect them together. This helps to minimize noise and can help heat dissipation.
- Use vias near both VIN pins and provide a low impedance connection between them through an internal layer.
- Place the inductor as close as possible to the device to minimize the length of the SW node routing.
- Place the BOOT-SW capacitor as close as possible to the BOOT and SW pins. If a boot resistor is needed, the value of the resistor should be no more than 10  $\Omega$ .
- **Place the BP5 capacitor as close as possible to the BP5 and PGND pins.**
- Place the bottom resistor in the FB divider as close as possible to the FB and AGND pins of the IC. Also keep the upper feedback resistor and the feedforward capacitor, if used, near the IC. Connect the FB divider to the output voltage at the desired point of regulation.
- Return the MODE1 and MODE2 resistors to a quiet AGND island.
- Use multiple vias in the AGND island to connect it back to internal PGND layers. Place the vias near the BP5 cap but away from the bottom FB resistor.

## 10.2 Layout Example



### 图 10-1. Example PCB Layout for Dual-output Configuration






图 10-2. Example PCB Layout for Dual-phase Configuration

### 10.2.1 Thermal Performance



图 10-3. Thermal Image at 25°C Ambient - 2-phase Operation,  $f_{sw} = 1\text{ MHz}$ ,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 1\text{ V}$ ,  $I_{OUT} = 12\text{ A}$ , Inductor = 560 nH (3.3 m $\Omega$  typical)




图 10-4. Thermal Image at 25°C Ambient - Dual Output Operation,  $f_{sw} = 1 \text{ MHz}$ ,  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT1} = 1 \text{ V}$ ,  $I_{OUT1} = 6 \text{ A}$ ,  $L_1 = 560 \text{ nH}$  (3.3 mΩ Max),  $V_{OUT2} = 3.3 \text{ V}$ ,  $I_{OUT2} = 6 \text{ A}$ ,  $L_2 = 1.2 \text{ } \mu\text{H}$  (7.5 mΩ Max)

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS541620RPBR	ACTIVE	VQFN-HR	RPB	25	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	T541B1	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS541620RPBR	VQFN-HR	RPB	25	3000	330.0	17.6	3.25	5.25	1.13	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS541620RPBR	VQFN-HR	RPB	25	3000	336.0	336.0	48.0




## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



4224091/A 04/2018

NOTES: (continued)

- For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)) .



SOLDER PASTE EXAMPLE  
BASED ON 0.100 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA  
UNDER PACKAGE  
PAD 3, 6, 24 & 25: 87%  
SCALE: 15X

4224091/A 04/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021，德州仪器 (TI) 公司