











## ADS8900B, ADS8902B, ADS8904B

ZHCSFO6A - NOVEMBER 2016 - REVISED JUNE 2017

# ADS890xB 20 位具有集成式基准缓冲器和增强性能特性的高速 SAR ADC 特性

# 1 特性

- 分辨率: 20 位
- 无延迟输出的高采样率:
  - ADS8900B: 1MSPS
  - ADS8902B: 500kSPS
  - ADS8904B: 250kSPS
- 集成 LDO 支持低功耗单电源运行
- 无压降的低功耗基准缓冲器
- 出色的交流和直流性能:
  - SNR: 104.5dB, THD: -125dB
  - DNL: ±0.2ppm、20 位、无丢失码
  - INL: ±1ppm
- 宽输入范围:
  - 单极差分输入范围: ±V<sub>REF</sub>
  - V<sub>RFF</sub> 输入范围: 2.5V 至 5V
- 增强型 SPI 数字接口
  - 接口 SCLK: 1MSPS 时为 22MHz。
  - 可配置的数据奇偶校验输出。
- 扩展温度范围: -40°C 至 +125°C
- 小型封装: 4mm × 4mm 超薄四方扁平无引线 (VQFN) 封装

#### 2 应用

- 测试和测量
- 医疗成像
- 高精度、高速数据采集

# 3 说明

ADS8900B、ADS8902B 和 ADS8904B (ADS890xB) 属于引脚对引脚兼容的高速、单通道、高精度、基于20 位逐次逼近型寄存器 (SAR) 的模数转换器 (ADCs) 系列,且带有集成式基准缓冲器和集成式低压差稳压器 (LDO)。该器件系列包括 ADS891xB(18 位)和 ADS892xB(16 位)这两种分辨率型号。

借助 TI 的增强型 SPI 特性,ADS89xxB 提高模拟性能,同时保持高分辨率数据传输。增强型 SPI 支持ADS89xxB 以较低时钟速度实现高吞吐量,从而简化板布局并降低系统成本。增强型 SPI 也简化了主机对数据的计时,从而使其成为 包含 FPGA、DSP 的应用的理想选择。ADS89xxB 兼容标准 SPI 接口。

ADS89xxB 具有内部数据奇偶校验功能,可以将其附加到 ADC 数据输出。主机使用奇偶校验位进行的ADC 数据验证提高了系统可靠性。


#### 1MSPS 时的 SPI 接口时钟

器件分辨率	3线 SPI	3 线增强型 SPI
20 位	70MHz	22MHz
18 位	58MHz	20MHz
16 位	52MHz	18MHz


(1) 有关 增强型 SPI 的 全部功能,请参阅 接口模块 部分。

#### 使用 ADS89xxB 集成功能轻松实现 系统设计

Multi-ADC System with Single Supply and Reference



Lowest Clock Speeds at 1-MSPS using 3-Wire Enhanced-SPI



A



_	$\Rightarrow$
_	ملب
_	w

1	特性	7.5 Programming	2
-	1.7 1		
2	应用1		
3	说明1	8 Application and Implementation	57
4	修订历史记录 2	8.1 Application Information	
5	Pin Configuration and Functions3	8.2 Typical Application	59
6	Specifications5	9 Power-Supply Recommendations	64
·	6.1 Absolute Maximum Ratings	10 Layout	68
	6.2 ESD Ratings	10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions	10.2 Layout Example	66
	6.4 Thermal Information	11 器件和文档支持	
	6.5 Electrical Characteristics 6	11.1 文档支持	
	6.6 Timing Requirements	11.2 相关链接	
	6.7 Switching Characteristics 9	11.3 接收文档更新通知	6 <sup>-</sup>
	6.8 Typical Characteristics	11.4 社区资源	6 <sup>-</sup>
7	Detailed Description	11.5 商标	68
•	7.1 Overview	11.6 静电放电警告	68
	7.2 Functional Block Diagram	11.7 Glossary	
	7.3 Feature Description	<b>12</b> 机械、封装和可订购信息	
	7.4 Device Functional Modes	p = p/x =	
	7.4 Device Fullctional Modes25		

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


# Changes from Original (November 2016) to Revision A

Page	١
------	---

•	已更改 1MSPS 时的 SPI 接口时钟 表	1
•	Changed DV <sub>DD</sub> specified throughput value in the <i>Recommended Operating Conditions</i> from 3.6 V to 5.5 V	5
•	Changed maximum value for DV <sub>DD</sub> range in <i>Electrical Characteristics</i> , <i>Timing Requirements</i> , and <i>Switching Characteristics</i> from 3.6 V to 5.5 V	6
•	Added T <sub>A</sub> = 25°C to reference buffer offset voltage test condition in <i>Electrical Characteristics</i> table	6
•	Changed input offset thermal drift typ value from 10 to 1	6
•	Added f <sub>IN</sub> = 2 kHz test condition to SFDR in <i>Electrical Characteristics</i> table	7
•	Changed DAQ Circuit With FDA Input Driver and Single-Ended or Differential Input section for clarity	61



# 5 Pin Configuration and Functions



**Pin Functions** 

PIN			
NAME	NO.	FUNCTION	DESCRIPTION
AINM	10	Analog input	Negative analog input
AINP	9	Analog input	Positive analog input
CS	24	Digital input	Chip-select input pin; active low The device takes control of the data bus when $\overline{CS}$ is low. The SDO-x pins go to Hi-Z when $\overline{CS}$ is high.
CONVST	1	Digital input	Conversion start input pin. A CONVST rising edge brings the device from ACQ state to CNV state.
DECAP	13, 14	Power supply	Place decoupling capacitor here for internal power supply. Short pin 13 and 14 together.
DVDD	16	Power supply	Interface power supply pin
GND	11, 15	Power supply	Ground
NC	6	No connection	Float these pins; no external connection.
REFBUFOUT	5, 7	Analog input/output	Internal reference buffer output, external reference input. Short pin 5 and 7 together.
REFIN	3	Analog input	Reference voltage input
REFM	4, 8	Analog input	Reference ground potential
RST	2	Digital input	Asynchronous reset input pin.  A low pulse on the RST pin resets the device. All register bits return to the default state.
RVDD	12	Power supply	Analog power supply pin.
RVS	21	Digital output	Multifunction output pin.  With $\overline{CS}$ held high, RVS reflects the status of the internal ADCST signal.  With $\overline{CS}$ low, the status of RVS depends on the output protocol selection.
SCLK	23	Digital input	Clock input pin for the serial interface. All system-synchronous data transfer protocols are timed with respect to the SCLK signal.
SDI	22	Digital input	Serial data input pin. This pin is used to feed data or commands into the device.



# Pin Functions (continued)

PIN				
NAME NO. FUNCTION		FUNCTION	DESCRIPTION	
SDO-0	20	Digital output	Serial communication pin: data output 0	
SDO-1	19	Digital output	tal output Serial communication pin: data output 1	
SDO-2 18 Digital output		Digital output	Serial communication pin: data output 2	
SDO-3	17	Digital output	Serial communication pin: data output 3	
Thermal pad		Supply	Exposed thermal pad; connect to GND.	



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
RVDD to GND	-0.3	7	V
DVDD to GND	-0.3	7	V
REFIN to REFM	-0.3	$RV_{DD} + 0.3$	V
REFM to GND	-0.1	0.1	V
Analog Input (AINP, AINM) to GND	-0.3	$V_{REF} + 0.3$	V
Digital input (RST, CONVST, CS, SCLK, SDI) to GND	-0.3	DV <sub>DD</sub> + 0.3	V
Digital output (READY, SDO-0, SDO-1, SDO-2, SDO-3) to GND	-0.3	$DV_{DD} + 0.3$	V
Analog Input (AINP, AINM) to RVDD and GND	-130	130	mA
Operating free-air temperature, T <sub>A</sub>	-40	125	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V Floatroatatia dia sharra	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$RV_{DD}$	Analog supply voltage (RVDD to AGND)		3	5	5.5	V
$DV_DD$	Digital supply voltage (DVDD to AGND)	Operating	1.65	3	5.5	V
		Specified throughput	2.35	3	5.5	
$V_{REF}$	Reference input voltage on REFIN		2.5		$RV_{DD} - 0.3$	V
C <sub>REFBUF</sub>	External ceramic decoupling capacitor		10	22		μF
R <sub>ESR</sub>	External series resistor		0	1	1.3	Ω
T <sub>A</sub>	Specified free-air operating temperature		-40	25	125	°C

# 6.4 Thermal Information

		ADS890xB	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNITS
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

At RV<sub>DD</sub> = 5.5 V, DV<sub>DD</sub> = 1.65 V to 5.5 V, V<sub>REF</sub> = 5 V, and maximum throughput (unless otherwise noted). Minimum and maximum values at  $T_A = -40^{\circ}\text{C}$  to +125°C; typical values at  $T_A = 25^{\circ}\text{C}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	NPUT					
FSR	Full-scale input range (AINP – AINM)		–V <sub>REF</sub>		$V_{REF}$	V
V <sub>IN</sub>	Absolute input voltage (AINP and AINM to REFM)		0		$V_{REF}$	V
$V_{CM}$	Common-mode voltage (AINP + AINM) / 2		(V <sub>REF</sub> / 2) – 0.1	V <sub>REF</sub> / 2	(V <sub>REF</sub> / 2) + 0.1	V
C	Input capacitance	Sample mode		60		pF
C <sub>IN</sub>	при сараспансе	Hold mode		4		pF
VOLTAGE	REFERENCE INPUT (REFIN)					
I <sub>REF</sub>	Reference input current	V <sub>REF</sub> = 5 V		0.1	1	μA
C <sub>REF</sub>	Internal capacitance			10		pF
REFEREN	CE BUFFER OUTPUT (REFBUF	OUT)				
$V_{(RO)}$	Reference buffer offset voltage (V <sub>REFBUFOUT</sub> – V <sub>REF</sub> )	With EN_MARG = $0b^{(1)}$ , $T_A = 25^{\circ}C^{(2)}$	-250		250	μV
C <sub>REFBUF</sub>	External ceramic decoupling capacitor		10	22		μF
R <sub>ESR</sub>	External series resistor		0	1	1.3	Ω
I <sub>SHRT</sub>	Short-circuit current			30		mA
	Margining range	With EN_MARG = 1b <sup>(1)</sup>		±4.5		mV
	Margining resolution	With EN_MARG = 1b <sup>(1)</sup>		280		μV
DC ACCU	RACY <sup>(3)</sup> (C <sub>REFBUF</sub> = 22 µF, R <sub>ESR</sub>	= 1 Ω)				1
	Resolution			20		Bits
NMC	No missing codes		20			Bits
		$T_A = 0$ °C to +60°C	-2	±1	2	
INL	Integral nonlinearity (4)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-2.75	±1	2.75	ppm <sup>(5)</sup>
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-3.75	±1	3.75	
DNL	Differential nonlinearity (4)		-0.5	±0.2	0.5	ppm <sup>(5)</sup>
_	(4)	$T_A = 25^{\circ}C^{(2)}$	-11.5	±3	11.5	(5)
E <sub>(IO)</sub>	Input offset error <sup>(4)</sup>	$T_A = -40$ °C to +125°C <sup>(2)</sup>	-60	±10	60	ppm <sup>(5)</sup>
dV <sub>OS</sub> /dT	Input offset thermal drift (2)			1		μV/°C
G <sub>E</sub>	Gain error <sup>(4)</sup>	$EN_MARG = 0b^{(1)(6)}$	-0.03	±0.005	0.03	%FSR
dG <sub>E</sub> /dT	Gain error thermal drift	$EN_MARG = 0b^{(1)(6)}$		3.6		ppm/°C
TNS	Transition noise			2.3		ppm <sup>(5)</sup>
	First output code deviation for burst-mode data acquisition	See Reference Buffer Module	-3		3	TNS
CMRR	Common-mode rejection ratio	dc to 20 kHz		80		dB
SAMPLING	G DYNAMICS	<u> </u>				
	Aperture delay			4		ns
t <sub>j-rms</sub>	Aperture jitter			2		ps RMS
f <sub>3-DB(small)</sub>	Small-signal bandwidth			23		MHz

- See the REF\_MRG Register.
   For selected V<sub>REF</sub>, see the OFST\_CAL Register.
   While operating with internal reference buffer and LDO.
- See for statistical distribution data for DNL, INL, offset, and gain error parameters.
- LSB = least-significant bit. 1 LSB at 20-bit resolution is approximately 0.95 ppm. (S)
- Includes internal reference buffer errors and drifts.



# **Electrical Characteristics (continued)**

At RV<sub>DD</sub> = 5.5 V, DV<sub>DD</sub> = 1.65 V to 5.5 V, V<sub>REF</sub> = 5 V, and maximum throughput (unless otherwise noted). Minimum and maximum values at  $T_A = -40^{\circ}\text{C}$  to +125°C; typical values at  $T_A = 25^{\circ}\text{C}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC ACCU	JRACY <sup>(3)(7)</sup> (C <sub>REFBUF</sub> = 22 μF, R <sub>E</sub>	SR = 1 Ω)				
011115		$f_{IN} = 2 \text{ kHz}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	101.8	103.9		
SINAD	Signal-to-noise + distortion	$f_{IN} = 2 \text{ kHz}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	101.3	103.9		dB
		$f_{IN} = 2 \text{ kHz}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	102	104.5		
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 2 kHz, T <sub>A</sub> = -40°C to +125°C	101.5	104.5		dB
		f <sub>IN</sub> = 100 kHz		99.5		
THD	Total harmonic distortion	f <sub>IN</sub> = 2 kHz		-125		
		f <sub>IN</sub> = 100 kHz		-110		dB
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 2 kHz		125		dB
LDO OUT	PUT (DECAP)				·	
$V_{LDO}$	LDO output voltage (DECAP pins)			2.85		V
C <sub>LDO</sub>	External ceramic capacitor on DECAP pins		1			μF
t <sub>PU_LDO</sub>	LDO power-up time	$C_{LDO} = 1 \mu F, RV_{DD} > V_{LDO}$		1		ms
I <sub>SHRT-LDO</sub>	Short-circuit current			100		mA
DIGITAL I	INPUTS					
V <sub>IH</sub>	High lavel input valence	1.65 V < DV <sub>DD</sub> < 2.3 V	$0.8~\mathrm{DV_{DD}}$		$DV_{DD} + 0.3$	V
V III	High-level input voltage	2.3 V < DV <sub>DD</sub> < 5.5 V	$0.7~\mathrm{DV_{DD}}$		$DV_{DD} + 0.3$	V
.,	Low-level input voltage	1.65 V < DV <sub>DD</sub> < 2.3 V	-0.3		0.2 DV <sub>DD</sub>	V
$V_{IL}$		2.3 V < DV <sub>DD</sub> < 5.5 V	-0.3		$0.3~\mathrm{DV}_\mathrm{DD}$	V
	Input current			±0.01	0.1	μΑ
DIGITAL (	OUTPUTS				·	
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = 500-μA source	0.8 DV <sub>DD</sub>		$DV_DD$	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OH</sub> = 500-μA sink	0		0.2 DV <sub>DD</sub>	V
POWER S	SUPPLY					
	Analog supply current	ADS8900B at RV <sub>DD</sub> = 5 V, 1-MSPS		4.2	5.8	mA
		ADS8902B at RV <sub>DD</sub> = 5 V, 500-KSPS		3.2	4	mA
		ADS8904B at RV <sub>DD</sub> = 5 V, 250-KSPS		2.8	3.6	mA
I <sub>RVDD</sub>		Static, no conversion		970		μΑ
IRVDD		Static, PD_ADC = 1b <sup>(8)</sup>		900		μΑ
		Static, PD_REFBUF = 1b <sup>(8)</sup>		120		μΑ
		Static, PD_ADC = 1b and PD_REFBUF = 1b <sup>(8)</sup>		40		μΑ
I <sub>DVDD</sub>	Digital supply current	DV <sub>DD</sub> = 3 V, C <sub>LOAD</sub> = 10 pF, no conversion		1		μΑ
	Power dissipation	ADS8900B at RV <sub>DD</sub> = 5 V, 1-MSPS		21	29	-
$P_{RVDD}$		ADS8902B at RV <sub>DD</sub> = 5 V, 500-KSPS		16	20	mW
		ADS8904B at RV <sub>DD</sub> = 5 V, 250-KSPS		14	18	

 <sup>(7)</sup> For V<sub>IN</sub> = -0.1 dBFS.
 (8) See the PD\_CNTL Register.



# 6.6 Timing Requirements

	ing Requirements		MIN	TYP MAX	UNIT	TIMING DIAGRAM	
CONVERSI	ON CYCLE						
$f_{\text{cycle}}$	Sampling frequency	ADS8900B		1000			
		ADS8902B		500	kHz		
		ADS8904B		250			
t <sub>cycle</sub>	ADC cycle-time period	ADS8900B	1				
		ADS8902B	2		μs	Figure 1	
		ADS8904B	4			_	
t <sub>wh_CONVST</sub>	Pulse duration: CONVS	Γ high	30		ns		
t <sub>wl_CONVST</sub>	Pulse duration: CONVS	Γlow	30		ns		
t <sub>acq</sub>	Acquisition time		300		ns		
t <sub>qt_acq</sub>	Quiet acquisition time		30		ns	Figure 46,	
t <sub>d_cnvcap</sub>	Quiet aperture time		20		ns	see Data Transfer Protocols	
ASYNCHRO	ONOUS RESET, AND LO	W POWER MODES				-	
t <sub>wl RST</sub>	Pulse duration: RST low		100		ns	Figure 2	
	ATIBLE SERIAL INTERF.	ACE					
	Serial clock frequency	$2.35 \text{ V} \le \text{DV}_{\text{DD}} \le 5.5 \text{ V},$ $T_{\text{A}} = -40^{\circ}\text{C to} + 125^{\circ}\text{C},$ $V_{\text{IH}} > 0.7 \text{ DV}_{\text{DD}}, V_{\text{IL}} < 0.3 \text{ DV}_{\text{DD}}$		70	MHz	Figure 3	
f		$\begin{array}{l} 1.65 \ V \leq DV_{DD} < 2.35 \ V, \\ T_{A} = -40^{\circ} C \ to \ +125^{\circ} C, \\ V_{IH} > 0.8 \ DV_{DD}, \ V_{IL} < 0.2 \ DV_{DD} \end{array}$		20			
f <sub>CLK</sub>		$\begin{array}{l} 1.65 \ V \leq DV_{DD} < 2.35 \ V, \\ T_{A} = 0^{\circ} C \ to + 60^{\circ} C, \\ V_{IH} > 0.8 \ DV_{DD}, \ V_{IL} < 0.2 \ DV_{DD} \end{array}$		57			
		$\begin{array}{l} 1.65 \ V \leq DV_{DD} < 2.35 \ V, \\ T_{A} = -40^{\circ} C \ to \ +125^{\circ} C, \\ V_{IH} > 0.9 \ DV_{DD}, \ V_{IL} < 0.1 \ DV_{DD} \end{array}$		68			
$t_{CLK}$	Serial clock time period		1/f <sub>CLK</sub>		ns	Figure 3	
t <sub>ph_CK</sub>	SCLK high time		0.45	0.55	t <sub>CLK</sub>		
t <sub>pl_CK</sub>	SCLK low time		0.45	0.55	t <sub>CLK</sub>	Figure 3	
t <sub>su_CSCK</sub>	Setup time: CS falling to	the first SCLK capture edge	12		ns		
t <sub>su_CKDI</sub>	Setup time: SDI data val	lid to the SCLK capture edge	1.5		ns		
t <sub>ht_CKDI</sub>	Hold time: SCLK capture	e edge to (previous) data valid on SDI	1		ns		
t <sub>ht_CKCS</sub>	Delay time: last SCLK fa	alling to CS rising	7		ns		
SOURCE-S	YNCHRONOUS SERIAL	INTERFACE (External Clock) <sup>(1)</sup>					
f	Serial clock frequency	SDR (DATA_RATE = 0b), 2.35 V $\leq$ DV <sub>DD</sub> $\leq$ 5.5 V		70	MHz	Figure 4,	
f <sub>CLK</sub>		DDR (DATA_RATE = 1b), 2.35 V $\leq$ DV <sub>DD</sub> $\leq$ 5.5 V		35	IVI□∠	see Data Transfer Protocols	
t <sub>CLK</sub>	Serial clock time period		1/f <sub>CLK</sub>		ns	1 1 2 1 2 2 3 1 0	

<sup>(1)</sup> The external clock option is not recommended when operating with DV $_{\rm DD}$  < 2.35 V. See Table 9.



# 6.7 Switching Characteristics

At RV<sub>DD</sub> = 5.5 V, DV<sub>DD</sub> = 1.65 V to 5.5 V, V<sub>REF</sub> = 5 V, and maximum throughput (unless otherwise noted). Minimum and maximum values at  $T_A = -40^{\circ}\text{C}$  to +125°C; typical values at  $T_A = 25^{\circ}\text{C}$ .

	PARAMETER			TYP	MAX	UNIT	TIMING DIAGRAM	
CONVERSI	ON CYCLE		1					
		ADS8900B	600		670			
t <sub>conv</sub>	Conversion time	ADS8902B	1100		1200	ns	Figure 1	
		ADS8904B	2400		2500			
ASYNCHRO	DNOUS RESET, AND LO	W POWER MODES						
t <sub>d_rst</sub>	Delay time: RST rising to	RVS rising			3	ms	Figure 2	
t <sub>PU_ADC</sub>	Power-up time for conve	rter module	1			ms	See PD CNTL	
t <sub>PU_REFBUF</sub>	Power-up time for interna	al reference buffer, C <sub>REFBUF</sub> = 22 μF	10			ms		
t <sub>PU_Device</sub>	Power-up time for device	C <sub>LDO</sub> = 1 μF, C <sub>REFBUF</sub> = 22 μF	10			ms	Register	
SPI-COMPA	ATIBLE SERIAL INTERF	ACE	1					
t <sub>den_CSDO</sub>	Delay time: CS falling to	data enable			9	ns		
t <sub>dz CSDO</sub>	Delay time: CS rising to	SDO going to Hi-Z			10	ns	Figure 3	
t <sub>d CKDO</sub>	Delay time: SCLK launch	n edge to (next) data valid on SDO			13	ns		
t <sub>d CSRDY f</sub>	Delay time: CS falling to	RVS falling			12	ns	Figure 4	
	Delay time: CS rising to RVS rising	After NOP operation			30		F:	
t <sub>d_CSRDY_r</sub>		After WR or RD operation			120	ns	Figure 4	
SOURCE-S	YNCHRONOUS SERIAL	INTERFACE (External Clock) <sup>(1)</sup>						
t <sub>d_CKSTR_r</sub>	Delay time: SCLK launch	n edge to RVS rising			13	ns		
t <sub>d_CKSTR_f</sub>	Delay time: SCLK launch	n edge to RVS falling			13	ns		
t <sub>off_STRDO_f</sub>	Time offset: RVS falling t	to (next) data valid on SDO	-2		2	ns	Figure 4	
t <sub>off_STRDO_r</sub>	Time offset: RVS rising to	o (next) data valid on SDO	-2		2	ns		
t <sub>ph_STR</sub>	Strobe output high time,	2.35 V ≤ DV <sub>DD</sub> ≤ 5.5 V	0.45		0.55	t <sub>STR</sub>		
t <sub>pl_STR</sub>	Strobe output low time, 2	2.35 V ≤ DV <sub>DD</sub> ≤ 5.5 V	0.45		0.55	t <sub>STR</sub>		
SOURCE-S	YNCHRONOUS SERIAL	INTERFACE (Internal Clock)						
t <sub>d_CSSTR</sub>	Delay time: CS falling to	RVS rising	15		50	ns		
t <sub>STR</sub>	Strobe output time period	INTCLK option		15				
		INTCLK / 2 option		30		ns	Figure 5	
		INTCLK / 4 option		60			Figure 5	
t <sub>ph_STR</sub>	Strobe output high time		0.45		0.55	t <sub>STR</sub>		
t <sub>pl_STR</sub>	Strobe output low time		0.45		0.55	t <sub>STR</sub>		

<sup>(1)</sup> The external clock option is not recommended when operating with DV<sub>DD</sub> < 2.35 V. See Table 9.






Figure 1. Conversion Cycle Timing





Figure 2. Asynchronous Reset Timing





(1) The SCLK polarity, launch edge, and capture edge depend on the SPI protocol selected.

Figure 3. SPI-Compatible Serial Interface Timing




Figure 4. Source-Synchronous Serial Interface Timing (External Clock)







Figure 5. Source-Synchronous Serial Interface Timing (Internal Clock)




# 6.8 Typical Characteristics




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**



ADS8900B ADS8902B ADS8904B


125

92

59



# **Typical Characteristics (continued)**







# 7 Detailed Description

#### 7.1 Overview

The ADS890xB is a family of high-speed, successive approximation register (SAR), analog-to-digital converters (ADC) based on a charge redistribution architecture. These compact devices integrate a reference buffer and LDO, and feature high performance at a high throughput rate with low power consumption.

This device family supports unipolar, fully differential, analog input signals. The integrated reference buffer supports the burst mode of data acquisition for external reference voltages in the range 2.5 V to 5 V, and offers a wide selection of input ranges without additional input scaling.


When a conversion is initiated, the differential input between the AINP and AINM pins is sampled on the internal capacitor array. The device uses an internal clock to perform conversions. During the conversion process, both analog inputs are disconnected from the internal circuit. At the end of conversion process, the device reconnects the sampling capacitors to the AINP and AINM pins and enters an acquisition phase.

The integrated LDO allows the device to operate on a single supply, RV<sub>DD</sub>. The device consumes only 21 mW, 16 mW, or 14 mW of power when operating at the rated maximum throughput of 1 MSPS, 500 kSPS, or 250 kSPS, respectively, with the internal reference buffer and LDO enabled.

The enhanced multiSPI digital interface is backward-compatible with traditional SPI protocol. Configurable features simplify board layout, timing, and firmware, and support high throughput at lower clock speeds, thus allowing an easy interface with a variety of microcontrollers, DSPs, and FPGAs.

The ADS890xB enables test and measurement, medical, and industrial applications to achieve fast, low-noise, low-distortion, low-power data acquisition in small form factors.

# 7.2 Functional Block Diagram





## 7.3 Feature Description

From a functional perspective, the device comprises four modules: the low-dropout regulator (LDO), the reference buffer (BUF), the converter (SAR ADC), and the interface (multiSPI digital interface), as shown in the *Functional Block Diagram* section.

The LDO module is powered by the  $RV_{DD}$  supply, and generates the bias voltage for internal circuit blocks of the device. The reference buffer module buffers the external reference voltage source from the dynamic, capacitive switching load present on the reference pins during the conversion process. The converter module samples and converts the analog input into an equivalent digital output code. The interface module facilitates communication and data transfer between the device and the host controller.

#### 7.3.1 LDO Module

To enable single-supply operation, the device features an internal low-dropout regulator (LDO). The LDO is powered by the  $RV_{DD}$  supply, and the output is available on the two DECAP pins. This LDO output powers the critical analog blocks within the device, and must not be used for any other external purposes.

Short the two DECAP pins together, and decouple with the GND pin by placing a  $1-\mu F$ , X7R-grade, ceramic capacitor with a 10-V rating, as shown in Figure 32. There is no upper limit on the value of the decoupling capacitor; however, a larger decoupling capacitor results in a longer power-up time for the device. See the *Layout* section for layout recommendations.




Figure 32. Internal LDO Connections

#### 7.3.2 Reference Buffer Module

On the CONVST rising edge, the device moves from ACQ state to CONV state, and the internal capacitors are switched to the REFBUFOUT pins as per the successive approximation algorithm. Most of the switching charge required during the conversion process is provided by external decoupling capacitor  $C_{REFBUF}$ . If the charge lost from the  $C_{REFBUF}$  is not replenished before the next CONVST rising edge, the voltage on REFBUFOUT pins is less than  $V_{REFBUFOUT}$ . The subsequent conversion occurs with this different reference voltage, and causes a proportional error in the output code. The internal reference buffer of the device maintains the voltage on REFBUFOUT pins within 0.5-LSB of  $V_{REFBUFOUT}$ . All the performance characteristics of the device are specified with the internal reference buffer and specified values of  $C_{REFBUF}$  and  $C_{REFBUF}$ .

In burst-mode of operation, the device stays in ACQ state for a long duration of time and then performs a burst of conversions. During the acquisition state (ACQ), the sampling capacitor ( $C_S$ ) is connected to the differential input pins and no charge is drawn from the REFBUFOUT pins. However, during the very first conversion cycle, there is a step change in the current drawn from the REFBUFOUT pins. This sudden change in load triggers a transient settling response in the reference buffer. For a fixed input voltage, any transient settling error at the end of the conversion cycle results in a change in output codes over the subsequent conversions, as shown in Figure 33. The internal reference buffer of the ADS89xxB, when used with the recommended values of  $C_{REFBUF}$  and  $R_{ESR}$ , keeps the transient settling error at the end of each conversion cycle within 0.5-LSB. Therefore, the device supports burst-mode of operation with every conversion result being as per the datasheet specifications.




Figure 33. ADC Output Codes in Burst-Mode Operation With Various ADC Reference Buffers

Figure 34 shows the block diagram of the internal reference buffer.




Figure 34. Internal Reference Buffer Block Diagram

The input range for the device is set by the external voltage applied at the REFIN pin ( $V_{REF}$ ). The REFIN pin has electrostatic discharge (ESD) protection diodes to the RVDD and GND pins. For minimum input offset error (see  $E_{(IO)}$  specified in the *Electrical Characteristics*), set the REF\_SEL[2:0] bits to the value closest to  $V_{REF}$  (see the OFST\_CAL register).

The internal reference buffer has a typical gain of 1 V/V with minimal offset error (see  $V_{(RO)}$  specified in the *Electrical Characteristics*), and the output of the buffer is available between the REFBUFOUT pins and the REFM pins. Set the REF\_OFST[4:0] bits to add or subtract an intentional offset voltage (see the REF\_MRG register).

Figure 35 shows the external connections required for the internal reference buffer.






Figure 35. External Connections for the Internal Reference Buffer

Select  $R_{REF\_FLT}$  and  $C_{REF\_FLT}$  to limit the broadband noise contribution from the external reference source. The device takes very little current,  $I_{REF}$ , from the REFIN pin (typically, 0.1  $\mu$ A). However, this current flows through  $R_{REF\_FLT}$  and may result in additional gain error.

Short the two REFBUFOUT pins externally. Short the two REFM pins to GND externally. As shown in Figure 35, place a combination of  $R_{\text{ESR}}$  and  $C_{\text{REFBUF}}$  (see the *Electrical Characteristics*) between the REFBUFOUT pins and the REFM pins as close to the device as possible. See the *Layout* section for layout recommendations.

#### 7.3.3 Converter Module

As shown in Figure 36, the converter module samples the analog input signal (provided between the AINP and AINM pins), compares this signal with the reference voltage (between the pair of REFBUFOUT and REFM pins), and generates an equivalent digital output code.

The converter module receives  $\overline{RST}$  and CONVST inputs from the interface module, and outputs the ADCST signal and the conversion result back to the interface module.




Figure 36. Converter Module



## 7.3.3.1 Sample-and-Hold Circuit

These devices support unipolar, fully differential, analog input signals. Figure 37 shows a small-signal equivalent circuit of the sample-and-hold circuit. Each sampling switch is represented by a resistance ( $R_{S1}$  and  $R_{S2}$ , typically 50  $\Omega$ ) in series with an ideal switch (SW<sub>1</sub> and SW<sub>2</sub>). The sampling capacitors,  $C_{S1}$  and  $C_{S2}$ , are typically 60 pF.




Figure 37. Input Sampling Stage Equivalent Circuit

During the acquisition process (ACQ state), both positive and negative inputs are individually sampled on  $C_{S1}$  and  $C_{S2}$ , respectively. During the conversion process (CNV state), the device converts for the voltage difference between the two sampled values:  $V_{AINP} - V_{AINM}$ .

Each analog input pin has electrostatic discharge (ESD) protection diodes to REFBUFOUT and GND. Keep the analog inputs within the specified range to avoid turning the diodes on.

Equation 1 and Equation 2 show the full-scale input range (FSR) and common-mode voltage ( $V_{CM}$ ), respectively, supported at the analog inputs for any external reference voltage provided on the REFIN pin ( $V_{REF}$ ).

$$FSR = \pm V_{REF}$$
 (1)

$$V_{CM} = \left(\frac{V_{REF}}{2}\right) \pm 0.1 \text{ V} \tag{2}$$



#### 7.3.3.2 Internal Oscillator

The device family features an internal oscillator (OSC) that provides the conversion clock; see Figure 36. The conversion duration is bound by the minimum and maximum value of t<sub>conv</sub>, as specified in the *Switching Characteristics* table.

The interface module uses this internal clock (OSC), an external clock (provided by the host controller on the SCLK pin), or a combination of both the internal and external clocks, to execute the data transfer operations between the device and host controller; see the *Interface Module* section for more details.

#### 7.3.3.3 ADC Transfer Function

The device family supports unipolar, fully differential analog inputs. The device output is in two's compliment format. Figure 38 and Table 1 show the ideal transfer characteristics for the device.

The least significant bit (LSB) for the ADC is given by Equation 3:

1 LSB = 
$$\frac{FSR}{2^{20}}$$
 =  $2 \times \frac{V_{REF}}{2^{20}}$ 

(3)




Figure 38. Differential Transfer Characteristics

**Table 1. Transfer Characteristics** 

DIFFERENTIAL ANALOG INPUT VOLTAGE (AINP – AINM)	OUTPUT CODE (HEX)		
<-V <sub>REF</sub>	80000		
-V <sub>REF</sub> + 1 LSB	80001		
–1 LSB	FFFFF		
0	00000		
1 LSB	00001		
> V <sub>REF</sub> – 1 LSB	7FFFF		



#### 7.3.4 Interface Module

The interface module facilitates the communication and data transfer between the device and the host controller. As shown in Figure 39, the module consists of shift registers (both input and output), configuration registers, and a protocol unit.




Figure 39. Interface Module

The *Pin Configuration and Functions* section provides descriptions of the interface pins. The *Data Transfer Frame* section details the functions of shift registers, the SCLK counter, and the command processor. The *Data Transfer Protocols* section details supported protocols. The *Register Maps* section explains the configuration registers and bit settings.



#### 7.4 Device Functional Modes

As shown in Figure 40, this device family supports three functional states: RST, ACQ, and CNV. The device state is determined by the status of the CONVST and RST control signals provided by the host controller.




Figure 40. Device Functional States

#### 7.4.1 RST State

The  $\overline{RST}$  pin is an asynchronous digital input for the device. To enter RST state, the host controller pulls the  $\overline{RST}$  pin low and keeps it low for the  $t_{wl}$  RST duration (as specified in the *Timing Requirements* table).

In RST state, all configuration registers (see the *Register Maps* section) are reset to their default values, the RVS pin remains low, and the SDO-x pins are Hi-Z.

To exit RST state, the host controller pulls the  $\overline{RST}$  pin high, with CONVST and SCLK held low and  $\overline{CS}$  held high, as shown in Figure 41. After a delay of  $t_{d}$  rst, the device enters ACQ state and the RVS pin goes high.




Figure 41. Asynchronous Reset

To operate the device in either ACQ or CNV state,  $\overline{RST}$  must be held high. With  $\overline{RST}$  held high, transitions on the CONVST pin determine the functional state of the device.

# **Device Functional Modes (continued)**

Figure 42 shows a typical conversion process. The internal ADCST signal goes low during conversion and goes high at the end of conversion. With  $\overline{CS}$  held high, RVS reflects the status of ADCST.




Figure 42. Typical Conversion Process

### 7.4.2 ACQ State

In ACQ state, the device acquires the analog input signal. The device enters ACQ state at power-up, when coming out of power down (See the PD Control section), after any asynchronous reset, and at the end of every conversion.

An RST falling edge takes the device from ACQ state to RST state. A CONVST rising edge takes the device from ACQ state to CNV state.

#### 7.4.3 CNV State

The device moves from ACQ state to CNV state on a rising edge of the CONVST pin. The conversion process uses an internal clock. The device ignores any further transitions on the CONVST signal until the ongoing conversion is complete (that is, during the time interval of  $t_{conv}$ ).

At the end of conversion, the device enters ACQ state. The cycle time for the device is given by Equation 4:

$$t_{\text{cycle-min}} = t_{\text{conv}} + t_{\text{acq-min}} \tag{4}$$

#### **NOTE**

The conversion time,  $t_{conv}$ , varies within the specified limits of  $t_{conv\_min}$  and  $t_{conv\_max}$  (as specified in the *Switching Characteristics* table). After initiating a conversion, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the  $t_{conv\_max}$  duration to elapse before initiating a new operation (data transfer or conversion). If RVS is not monitored, substitute  $t_{conv}$  in Equation 4 with  $t_{conv\_max}$ .



# 7.5 Programming

This device family features nine configuration registers (as described in the *Register Maps* section). To access the internal configuration registers, these devices support the commands listed in Table 2.

COMMAND **COMMAND DESCRIPTION** B[21:17] B[16:8] B[7:0] **ACRONYM** 00000 00000000 00000000 NOP No operation 10000 <8-bit unmasked bits> CLR\_BITS Clear <8-bit unmasked bits> from <9-bit address> <9-bit address> 10001 <9-bit address> 00000000 RD REG Read contents from the <9-bit address> 10010 <9-bit address> <8-bit data> WR\_REG Write <8-bit data> to the <9-bit address> Set <8-bit unmasked bits> from <9-bit address> 10011 <9-bit address> <8-bit unmasked bits> SET\_BITS NOP 11111 111111111 11111111 No operation Remaining These commands are reserved and treated by the xxxxxxxx xxxxxxx Reserved combinations device as no operation

**Table 2. Supported Commands** 

These devices support two types of data transfer operations: data write (the host controller configures the device), and data read (the host controller reads data from the device).

Any data write to the device is always synchronous to the external clock provided on the SCLK pin. The WR\_REG command writes the 8-bit data into the 9-bit address specified in the command string. The CLR\_BITS command clears the specified bits (identified by 1) at the 9-bit address (without affecting the other bits), and the SET BITS command sets the specified bits (identified by 1) at the 9-bit address (without affecting the other bits).

The data read from the device can be synchronized to the same external clock or to an internal clock of the device by programming the configuration registers (see the *Data Transfer Protocols* section for details).

#### 7.5.1 Output Data Word

In any data transfer frame, the contents of an internal, 22-bit, output data word are shifted out on the SDO pins. The D[21:2] bits of the 22-bit output data word for any frame F + 1, are determined by:

- Value of the DATA VAL bit applicable to frame F + 1 (see the DATA CNTL register)
- The command issued in frame F

If a valid RD\_REG command is executed in frame F, then the D[21:14] bits in frame F + 1 reflect the contents of the selected register, and the D[13:0] bits are zeros.

If the DATA\_VAL bit for frame F + 1 is set to 1, then the D[21:2] bits in frame F + 1 are replaced by the DATA\_PATN[19:0] bits.

For all other combinations, the D[21:2] bits for frame F + 1 are the latest conversion result.

Figure 43 shows the output data word. Figure 44 shows further details of the parity computation unit illustrated in Figure 43.






Figure 43. Output Data Word (D[21:0])






Figure 44. Parity Bits Computation

With the PAR\_EN bit set to 0, the D[1] and D[0] bits of the output data word are set to 0 (default configuration). When the PAR\_EN bit is set to 1, the device calculates the parity bits (FLPAR and FTPAR) and appends them

- FLPAR is the even parity calculated on bits D[21:2].
- FTPAR is the even parity calculated on the bits defined by FPAR\_LOC[1:0].

See the DATA\_CNTL register for more details on the FPAR\_LOC[1:0] bit settings.

as bits D[1] and D[0].

#### 7.5.2 Data Transfer Frame

A data transfer frame between the device and the host controller is bounded between a  $\overline{\text{CS}}$  falling edge and the subsequent  $\overline{\text{CS}}$  rising edge. The host controller can initiate a data transfer frame (as shown in Figure 45) at any time irrespective of the status of the CONVST signal; however, the data read during such a data transfer frame is a function of relative timing between the CONVST and  $\overline{\text{CS}}$  signals.




Figure 45. Data Transfer Frame

For this discussion, assume that the CONVST signal remains low.

A typical data transfer frame *F* follows this order:

- 1. The host controller pulls  $\overline{CS}$  low to initiate a data transfer frame. On the  $\overline{CS}$  falling edge:
  - RVS goes low, indicating the beginning of the data transfer frame.
  - The SCLK counter is reset to 0.
  - The device takes control of the data bus. As shown in Figure 45, the 22-bit contents of the output data word (see Figure 43) are loaded in to the 22-bit output data register (ODR; see Figure 39).
  - The 22-bit input data register (IDR; see Figure 39) is reset to 000000h, corresponding to a NOP command.



- 2. During the frame, the host controller provides clocks on the SCLK pin. Inside the device:
  - For each SCLK capture edge, the SCLK counter is incremented and the data bit received on the SDI pin is shifted in to the IDR.
  - For each launch edge of the output clock (SCLK in this case), ODR data are shifted out on the selected SDO-x pins.
  - The status of the RVS pin depends on the output protocol selection (see the *Protocols for Reading From the Device* section).
- 3. The host controller pulls  $\overline{CS}$  high to end the data transfer frame. On the  $\overline{CS}$  rising edge:
  - The SDO-x pins go to Hi-Z.
  - RVS goes high (after a delay of t<sub>d CSRDY r</sub>).
  - As illustrated in Figure 45, the 22-bit contents of the IDR are transferred to the command processor (see Figure 39) for decoding and further action.

After pulling  $\overline{\text{CS}}$  high, the host controller monitors for a low-to-high transition on the RVS pin, or waits for the  $t_{d\_\text{CSRDY\_r}}$  time (see the *Switching Characteristics* table) to elapse before initiating a new operation (data transfer or conversion). The delay,  $t_{d\_\text{CSRDY\_r}}$ , for any data transfer frame F varies based on the data transfer operation executed in frame F.

At the end of data transfer frame F:

- If the SCLK counter is < 22, then the IDR captured less than 22 bits from the SDI. In this case, the device treats frame *F* as a *short command frame*. At the end of a short command frame, the IDR is not updated and the device treats the frame as a no operation (NOP) command.
- If the SCLK counter = 22, then the IDR captured exactly 22 bits from SDI. In this case, the device treats the frame *F* as a *optimal command frame*. At the end of an optimal command frame, the command processor decodes the 22-bit contents of the IDR as a valid command word.
- If the SCLK counter > 22, then the IDR captured more than 22 bits from the SDI; however, only the *last 22 bits* are retained. In this case, the device treats frame F as a *long command frame*. At the end of a long command frame, the command processor treats the 22-bit contents of the IDR as a valid command word. There is no restriction on the maximum number of clocks that can be provided within any data transfer frame F. However, as explained above, make sure that the last 22 bits shifted into the device before the CS rising edge constitute the desired command.

In a short command frame, the write operation to the device is invalidated; however, the output data bits transferred during the short command frame are still valid output data. Therefore, the host controller can use such shorter data transfer frames to read only the required number of MSB bits from the 22-bit output data word. As shown in Figure 43, an *optimal read frame* for the ADS890xB devices must read only the 20 MSB bits of the output data word. The length of an optimal read frame depends on the output protocol selection; see the *Protocols for Reading From the Device* section for more details.

### NOTE

The previous example shows data-read and data-write operations synchronous to the external clock provided on the SCLK pin.

However, the device also supports data read operation synchronous to the internal clock; see the *Protocols for Reading From the Device* section for more details. In this case, while the ODR contents are shifted on the SDO (or SDOs) on the launch edge of the internal clock, the device continues to capture the SDI data into the IDR (and increment the SCLK counter) on SCLK capture edges.



## 7.5.3 Interleaving Conversion Cycles and Data Transfer Frames

The host controller operates the device at the desired throughput by interleaving the conversion cycles and the data transfer frames.

The cycle time of the device,  $t_{cycle}$ , is the time difference between two consecutive CONVST rising edges provided by the host controller. The response time of the device,  $t_{resp}$ , is the time difference between the host controller initiating conversion C, and the host controller receiving the complete result for conversion C.

Figure 46 shows three conversion cycles: C, C+1, and C+2. Conversion C is initiated by a CONVST rising edge at time t=0, and the conversion result becomes available for data transfer at  $t_{conv}$ . However, this result is loaded into the ODR only on the subsequent  $\overline{CS}$  falling edge. This  $\overline{CS}$  falling edge must be provided before the completion of conversion C+1 (that is, before  $t_{cycle}+t_{conv}$ ).

To achieve the rated performance specifications, the host controller must make sure that no digital signals toggle during the quiet acquisition time ( $t_{q\_acq}$ ) and quiet aperture time ( $t_{d\_cnvcap}$ ). Any noise during  $t_{d\_cnvcap}$  may negatively affect the result of the ongoing conversion, whereas any noise during  $t_{qt\_acq}$  may negatively affect the result of the subsequent conversion.




Figure 46. Data Transfer Zones

This architecture allows for two distinct time zones (zone 1 and zone 2) to transfer data for each conversion. Zone 1 and zone 2 for conversion *C* are defined in Table 3.

Table 3. Data Transfer Zones Timing

ZONE	STARTING TIME	ENDING TIME		
Zone 1 for conversion C	t <sub>conv</sub>	$t_{ m cycle} - t_{ m qt\_acq}$		
Zone 2 for conversion C	$t_{\text{cycle}} + t_{\text{d\_cnvcap}}$	$t_{cycle} + t_{cycle} - t_{qt\_acq}$		

The response time includes the conversion time and the data transfer time, and thus is a function of the selected data transfer zone.

Figure 47 and Figure 48 illustrate interleaving of three conversion cycles (C, C + 1, and C + 2) with three data transfer frames (F, F + 1, and F + 2) in zone 1 and in zone 2, respectively.




Figure 47. Zone 1 Data Transfer




Figure 48. Zone 2 Data Transfer



To achieve cycle time t<sub>cycle</sub>, the read time in zone 1 is given by Equation 5:

$$t_{\text{read-Z1}} \le t_{\text{cycle}} - t_{\text{conv}} - t_{\text{qt\_acq}}$$
 (5)

For an optimal data transfer frame, Equation 5 results in an SCLK frequency given by Equation 6:

$$f_{SCLK} \ge \frac{20}{t_{read-Z1}} \tag{6}$$

Then, the zone 1 data transfer achieves a response time defined by Equation 7:

$$t_{\text{resp-Z1-min}} = t_{\text{conv}} + t_{\text{read-Z1}}$$
 (7)

At lower SCLK speeds, t<sub>read-Z1</sub> increases, resulting in slower response times and higher cycle times.

To achieve the same cycle time,  $t_{cycle}$ , the read time in zone 2 is given by Equation 8:

$$t_{\text{read-Z2}} \le t_{\text{cycle}} - t_{\text{d\_cnvcap}} - t_{\text{qt\_acq}}$$
 (8)

For an optimal data transfer frame, Equation 8 results in an SCLK frequency given by Equation 9:

$$f_{SCLK} \ge \frac{20}{t_{read\_Z2}} \tag{9}$$

Then, the zone 2 data transfer achieves a response time defined by Equation 10:

$$t_{\text{resp-Z2-min}} = t_{\text{cycle}} + t_{\text{d\_cnvcap}} + t_{\text{read-Z2}}$$
(10)

Any increase in t<sub>read-Z2</sub> increases response time and may increase cycle time.

For a given cycle time, the zone 1 data transfer clearly achieves faster response time, but also requires a higher SCLK speed (as evident from Equation 5, Equation 6, and Equation 7); whereas, the zone 2 data transfer clearly requires a lower SCLK speed but has a slower response time (as evident from Equation 8, Equation 9, and Equation 10).

#### NOTE

A data transfer frame can begin in zone 1, and then extend into zone 2; however, the host controller must make sure that no digital transitions occur during the  $t_{qt\_acq}$  and  $t_{d\_cnvcap}$  time intervals.

#### **NOTE**

For data transfer operations in zone 2 using the ADC-Clock-Master protocol (SDO\_MODE[1:0] = 11b), the device supports only the external-clock-echo option (SSYNC\_CLK\_SEL[1:0] = 00b); see Table 9.

#### 7.5.4 Data Transfer Protocols

This device family features a multiSPI digital interface that allows the host controller to operate at slower SCLK speeds and still achieve the required throughput and response time. The multiSPI digital interface module offers three options to reduce the SCLK speed required for data transfer:

- · Increase the width of the output data bus.
- Enable double data rate (DDR) transfer.
- Extended data transfer window, as shown in Figure 48.

These three options can be combined to achieve further reduction in SCLK speed.



There are various factors that limit the maximum SCLK frequency in a system.

Figure 49 shows the delays in the communication channel between the host controller and the device in a typical serial communication.




Figure 49. Delays in Serial Communication

For example, if  $t_{pcb\_CK}$  and  $t_{pcb\_SDO}$  are the delays introduced by the printed circuit board (PCB) traces for the serial clock and SDO signals,  $t_{d\_CKDO}$  is the clock-to-data delay of the device,  $t_{d\_ISO}$  is the propagation delay introduced by the digital isolator, and  $t_{su\_h}$  is the setup time specification of the host controller, then the total delay in the path is given by Equation 11:

$$t_{d\_total\_serial} = t_{pcb\_CK} + t_{d\_iso} + t_{d\_ckdo} + t_{d\_iso} + t_{pcb\_SDO} + t_{su\_h}$$
(11)

In a standard SPI protocol, the host controller and the device launch and capture data bits on alternate SCLK edges. Therefore, the  $t_{d\_total\_serial}$  delay must be kept to less than half of the SCLK duration. Equation 12 shows the fastest clock allowed by the SPI protocol:

$$f_{clk-SPI} \le \frac{1}{2 \times t_{d\_total-serial}}$$
 (12)

Larger values of the  $t_{d\_total\_serial}$  delay restricts the maximum SCLK speed for the SPI protocol, resulting in higher read and response times, and can possibly limit the throughput.

Figure 50 shows a delay (t<sub>d delcap</sub>) introduced in the capture path (inside the host controller).




Figure 50. Delayed Capture

The total delay in the path modifies to Equation 13:

$$t_{d\_total\_serial} = t_{pcb\_CK} + t_{d\_iso} + t_{d\_ckdo} + t_{d\_iso} + t_{pcb\_SDO} + t_{su\_h} - t_{d\_delcap}$$

$$(13)$$

This reduction in total delay allows the SPI protocol to operate at higher clock speeds.



The multiSPI digital interface module offers two additional options to remove the restriction on the SCLK speed:


• Early data launch (EDL) mode of operation

In EDL mode, the device launches the output data on SDO-x pin (or pins) half a clock earlier compared to the standard SPI protocol. Therefore, Equation 12 modifies to Equation 14:

$$f_{clk-SPI} \le \frac{1}{t_{d\_total-serial}}$$
 (14)

The reduction in total delay allows the serial interface to operate at higher clock speeds.

ADC-Clock-Master (source-synchronous) mode of operation
As illustrated in Figure 51, in ADC-Clock-Master mode, the device provides a synchronous output clock (on the RVS pin) along with the output data (on the SDO-x pins).



Copyright © 2016, Texas Instruments Incorporated

Figure 51. Delays in ADC-Clock-Master (Source-Synchronous) Mode

For negligible values of t<sub>off\_STRDO</sub>, the total delay in the path for a source-synchronous data transfer, is given by Equation 15:

$$t_{d\_total\_srcsync} = t_{pcb\_RVS} - t_{pcb\_SDO} + t_{su\_h}$$
(15)

As shown by the difference between Equation 11 and Equation 15, using ADC-Clock-Master mode completely eliminates the effect of isolator delays  $(t_{d\_ISO})$  and clock-to-data delays  $(t_{d\_CKDO})$ ; typically, the largest contributors in the overall delay computation.

Furthermore, the actual values of  $t_{pcb\_RVS}$  and  $t_{pcb\_SDO}$  do not matter. In most cases, the  $t_{d\_total\_srcsync}$  delay can be kept at a minimum by routing the RVS and SDO lines together on the PCB. Therefore, the ADC-Clock-Master mode allows the data transfer between the host controller and the device to operate at much higher SCLK speeds.



### 7.5.4.1 Protocols for Configuring the Device

As shown in Table 4, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to write data to the device.

NO. OF SCLK **SCLK POLARITY SCLK PHASE** TIMING **PROTOCOL** SDI CNTL SDO CNTL (Optimal Command (At CS Falling Edge) (Capture Edge) **DIAGRAM** Frame) SPI-00-S Low Rising 00h 00h 22 Figure 52 SPI-01-S Falling 22 Figure 53 Low 01h 00h SPI-10-S High Falling 02h 00h 22 Figure 54 SPI-11-S High 03h 00h 22 Figure 55 Rising

**Table 4. SPI Protocols for Configuring the Device** 

At power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data-read and data-write operations.


To select a different SPI-compatible protocol, program the SDI\_MODE[1:0] bits in the SDI\_CNTL register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.

Figure 52 to Figure 55 detail the four protocols using an optimal command frame; see the *Timing Requirements* and Switching Characteristics tables for associated timing parameters.

#### NOTE

As explained in the *Data Transfer Frame* section, a valid write operation to the device requires a minimum of 22 SCLKs to be provided within a data transfer frame.

Any data write operation to the device must continue to follow the SPI-compatible protocol selected in the SDI\_CNTL register, irrespective of the protocol selected for the data-read operation.





### 7.5.4.2 Protocols for Reading From the Device

The protocols for the data-read operation can be broadly classified into three categories:

- 1. Legacy, SPI-compatible (SPI-xy-S) protocol
- 2. SPI-compatible protocols with bus width options (SPI-xy-D and SPI-xy-Q)
- 3. Source-synchronous (SRC) protocols

### 7.5.4.2.1 Legacy, SPI-Compatible (SYS-xy-S) Protocols

As shown in Table 5, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to read data from the device.


**SCLK** NO. OF SCLK **POLARITY SCLK PHASE MSB BIT TIMING PROTOCOL** SDI\_CNTL SDO\_CNTL (Optimal Read **LAUNCH EDGE** DIAGRAM (At CS Falling (Capture Edge) Frame) Edge) CS falling SPI-00-S Low Rising 00h 00h 20 Figure 56 SPI-01-S 1st SCLK rising 00h 20 Figure 57 Low Falling 01h SPI-10-S CS falling 00h High Falling 02h 20 Figure 58 1st SCLK falling SPI-11-S High Rising 03h 00h 20 Figure 59

Table 5. SPI Protocols for Reading From the Device

At power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for dataread and data-write operations. To select a different SPI-compatible protocol for both the data transfer operations:

- 1. Program the SDI\_MODE[1:0] bits in the SDI\_CNTL register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.
- 2. Set the SDO\_MODE[1:0] bits = 00b in the SDO\_CNTL register.

Figure 56 to Figure 59 explain the details of the four protocols using an optimal command frame to read all 22 bits of the output data word. Table 5 shows the number of SCLK required in an optimal read frame for the different output protocol selections.



38



For SDI\_MODE[1:0] = 00b or 10b, the device supports an *Early Data Launch* (EDL) option. Set SDO\_MODE[1:0] = 01b in the SDO\_CNTL register to enable the feature (see Table 6). Setting SDO\_MODE[1:0] = 01b has no effect if SDI\_MODE[1:0] = 01b or 11b.

Table 6. SPI Protocols with Early Data Launch

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	NO. OF SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-S-EDL	Low	Rising	CS falling	00h	01h	20	Figure 56
SPI-10-S-EDL	High	Falling	CS falling	02h	01h	20	Figure 58

As shown in Figure 60, and Figure 61, the device launches the output data bit on the SDO-0 pin half clock earlier compared to the standard SPI protocol.




Figure 60. SPI-00-S-EDL Protocol, 22 SCLKs

Figure 61. SPI-10-S-EDL Protocol, 22 SCLKs

When using these SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the *Timing Requirements* and Switching Characteristics tables for associated timing parameters.

With SDO\_CNTL[7:0] = 00h or 01h, if the host controller uses a long data transfer frame, the device exhibits daisy-chain operation (see the *Multiple Devices: Daisy-Chain Topology* section).

### **NOTE**

Use SPI-compatible protocols to execute the RD\_REG, WR\_REG, CLR\_BITS, and SET\_BITS commands specified in Table 2.



### 7.5.4.2.2 SPI-Compatible Protocols with Bus Width Options

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or four bits (quad SDO) when operating with any of the four legacy, SPI-compatible protocols.


Set the SDO\_WIDTH[1:0] bits in the SDO\_CNTL register to select the SDO bus width. The SCLK launch edge depends on the SPI protocol selection (as shown in Table 7).

Table 7. SPI-Compatible Protocols with Bus Width Options

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	#SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-D	Low	Rising	CS falling	00h	08h	10	Figure 62
SPI-01-D	Low	Falling	First SCLK rising	01h	08h	10	Figure 63
SPI-10-D	High	Falling	CS falling	02h	08h	10	Figure 64
SPI-11-D	High	Rising	First SCLK falling	03h	08h	10	Figure 65
SPI-00-Q	Low	Rising	CS falling	00h	0Ch	5	Figure 66
SPI-01-Q	Low	Falling	First SCLK rising	01h	0Ch	5	Figure 67
SPI-10-Q	High	Falling	CS falling	02h	0Ch	5	Figure 68
SPI-11-Q	High	Rising	First SCLK falling	03h	0Ch	5	Figure 69

In dual-SDO mode (SDO\_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK launch edge.

In quad-SDO mode (SDO\_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK launch edge.








Figure 68. SPI-10-Q Protocol

Figure 69. SPI-11-Q Protocol


For SDI\_MODE[1:0] = 00b or 10b, the device supports an early data launch (EDL) option. Set SDO\_MODE[1:0] = 01b in the SDO\_CNTL register to enable the feature (see Table 8). Setting SDO\_MODE[1:0] = 01b has no effect if  $SDI_MODE[1:0] = 01b$  or 11b.

Table 8. SPI Protocols with Early Data Launch

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	NO. OF SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-D- EDL	Low	Rising	CS falling	00h	09h	10	Figure 62
SPI-10-D- EDL	High	Falling	CS falling	02h	09h	10	Figure 64
SPI-00-Q- EDL	Low	Rising	CS falling	00h	0Dh	5	Figure 66
SPI-10-Q- EDL	High	Falling	CS falling	02h	0Dh	5	Figure 68



As shown in Figure 60, and Figure 61, the device launches the output data bits on the SDO-x pins half clock earlier compared to the standard SPI protocol.



When using any of the SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the *Timing Requirements* and Switching Characteristics tables for associated timing parameters.

Figure 62 to Figure 73 illustrate how the wider data bus allows the host controller to read all 22 bits of the output data word using shorter data transfer frames. Table 7 and Table 8 show the number of SCLK required in an optimal read frame for the different output protocol selections.

#### **NOTE**

With SDO\_CNTL[7:0]  $\neq$  00h or 01h, a long data transfer frame does not result in daisy-chain operation. On SDO pin (or pins), the 22 bits of output data word are followed by zeros.



### 7.5.4.2.3 Source-Synchronous (SRC) Protocols

As described in the *Data Transfer Protocols* section, the multiSPI digital interface supports an ADC-Clock-Master or a *source-synchronous* mode of data transfer between the device and host controller. In this mode, the device provides an output clock that is synchronous with the output data. Furthermore, the host controller can also select the output clock source, data bus width, and data transfer rate.

### 7.5.4.2.3.1 Output Clock Source Options with SRC Protocols

In all SRC protocols, the RVS pin provides the output clock. The device allows this output clock to be synchronous to either the external clock provided on the SCLK pin or to the internal clock of the device. Furthermore, this internal clock can be divided by a factor of two or four to lower the data rates.

As shown in Figure 74, set the SSYNC\_CLK\_SEL[1:0] bits in the SDO\_CNTL register to select the output clock source.




Figure 74. Output Clock Source Options With SRC Protocols



#### 7.5.4.2.3.2 Bus Width Options With SRC Protocols

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or to four bits (quad SDO) when operating with any of the SRC protocols. Set the SDO\_WIDTH[1:0] bits in the SDO\_CNTL register to select the SDO bus width.

In dual-SDO mode (SDO\_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK rising edge.

In quad-SDO mode (SDO\_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK rising edge.

## 7.5.4.2.3.3 Output Data Rate Options With SRC Protocols

The device provides an option to transfer the data to the host controller at a single data rate (default, SDR) or at a double data rate (DDR). Set the DATA RATE bit in the SDO CNTL register to select the data transfer rate.

In SDR mode (DATA\_RATE = 0b), the RVS pin toggles from low to high, and the output data bits are launched on the SDO pins on the output clock rising edge.

In DDR mode (DTA\_RATE = 1b), the RVS pin toggles (from low-to-high or high-to-low), and the output data bits are launched on the SDO pins on every output clock edge, starting with the first rising edge.

The device supports all 24 combinations of output clock source, bus width, and output data rate, as shown in Table 9.

		Table	e 9. SRC Prot	ocoi Combii	เลเเบกร		
PROTOCOL	OUTPUT CLOCK SOURCE	BUS WIDTH	OUTPUT DATA RATE	SDI_CNTL	SDO_CNTL	#OUTPUT CLOCK (Optimal Read Frame)	TIMING DIAGRAM
SRC-EXT-SS	SCLK <sup>(1)</sup>	Single	SDR		03h	10	Figure 75
SRC-INT-SS	INTCLK <sup>(3)</sup>	Single	SDR		43h	10	Figure 76
SRC-IB2-SS	INTCLK / 2 <sup>(3)</sup>	Single	SDR		83h	10	
SRC-IB4-SS	INTCLK / 4 <sup>(3)</sup>	Single	SDR		C3h	10	
SRC-EXT-DS	SCLK <sup>(1)</sup>	Dual	SDR		0Bh	10	Figure 79
SRC-INT-DS	INTCLK <sup>(3)</sup>	Dual	SDR		4Bh	10	
SRC-IB2-DS	INTCLK / 2 <sup>(3)</sup>	Dual	SDR		8Bh	10	Figure 80
SRC-IB4-DS	INTCLK / 4 <sup>(3)</sup>	Dual	SDR		CBh	10	
SRC-EXT-QS	SCLK <sup>(1)</sup>	Quad	SDR		0Fh	5	Figure 83
SRC-INT-QS	INTCLK <sup>(3)</sup>	Quad	SDR		4Fh	5	Figure 84
SRC-IB2-QS	INTCLK / 2 <sup>(3)</sup>	Quad	SDR		8Fh	5	
SRC-IB4-QS	INTCLK / 4 <sup>(3)</sup>	Quad	SDR	00h, 01h,	CFh	5	
SRC-EXT-SD	SCLK <sup>(1)</sup>	Single	DDR	02h, or 03h <sup>(2)</sup>	13h	10	Figure 77
SRC-INT-SD	INTCLK <sup>(3)</sup>	Single	DDR		53h	10	Figure 78
SRC-IB2-SD	INTCLK / 2 <sup>(3)</sup>	Single	DDR		93h	10	
SRC-IB4-SD	INTCLK / 4 <sup>(3)</sup>	Single	DDR		D3h	10	
SRC-EXT-DD	SCLK <sup>(1)</sup>	Dual	DDR		1Bh	5	Figure 81
SRC-INT-DD	INTCLK <sup>(3)</sup>	Dual	DDR		5Bh	5	
SRC-IB2-DD	INTCLK / 2 <sup>(3)</sup>	Dual	DDR		9Bh	5	Figure 82
SRC-IB4-DD	INTCLK / 4 <sup>(3)</sup>	Dual	DDR		DBh	5	-
SRC-EXT-QD	SCLK <sup>(1)</sup>	Quad	DDR		1Fh	3	Figure 85
SRC-INT-QD	INTCLK <sup>(3)</sup>	Quad	DDR		5Fh	3	
SRC-IB2-QD	INTCLK / 2 <sup>(3)</sup>	Quad	DDR		9Fh	3	Figure 86
SRC-IB4-QD	INTCLK / 4 <sup>(3)</sup>	Quad	DDR		DFh	3	

Table 9 SRC Protocol Combinations


(2) Any of the four values can be used; see the Protocols for Configuring the Device section for more information.

<sup>(1)</sup> The EXTCLK option is not recommended when operating with  $DV_{DD}$  < 2.35 V.


<sup>(3)</sup> The device supports INTCLK, INTCLK / 2, and INTCLK / 4 options only for data transfer operations in zone 1. The EXTCLK option is supported in zone 1 and zone 2; see Figure 46.



Figure 75 to Figure 86 show the details of various source synchronous protocols. Table 9 shows the number of output clocks required in an optimal read frame for the different output protocol selections.









#### 7.5.5 Device Setup

The multiSPI digital interface and the device configuration registers offer multiple operation modes. This section describes how to select the hardware connection topology to meet different system requirements.

### 7.5.5.1 Single Device: All multiSPI Options

Figure 87 shows the connections between a host controller and a single device in order to exercise all options provided by the multiSPI digital interface.




Figure 87. MultiSPI Digital Interface, All Pins

## 7.5.5.2 Single Device: Minimum Pins for a Standard SPI Interface

Figure 88 shows the minimum-pin interface for applications using a standard SPI protocol.




Figure 88. SPI Interface, Minimum Pins

The  $\overline{\text{CS}}$ , SCLK, SDI, and SDO-0 pins constitute a standard SPI port of the host controller. The CONVST pin is tied to CS, and the RST pin is tied to DVDD. The SDO-1, SDO-2, and SDO-3 pins have no external connections. The following features are also available:

- Control the CONVST pin independently to get additional timing flexibility.
- Control RST pin independently to add asynchronous reset functionality.
- Monitor the RVS pin for additional timing benefits.



### 7.5.5.3 Multiple Devices: Daisy-Chain Topology

A typical connection diagram showing multiple devices in a daisy-chain topology is shown in Figure 89.




Figure 89. Daisy-Chain Connections

The CONVST,  $\overline{CS}$ , and SCLK inputs of all devices are connected together and controlled by a single CONVST,  $\overline{CS}$ , and SCLK pin of the host controller, respectively. The SDI input pin of the first device in the chain (Device 1) is connected to the SDO pin of the host controller, the SDO-0 output pin of Device 1 is connected to the SDI input pin of Device 2, and so on. The SDO-0 output pin of the last device in the chain (Device N) is connected to the SDI pin of the host controller.

To operate multiple devices in a daisy-chain topology, the host controller sets the configuration registers in each device with identical values and operates with any of the legacy, SPI-compatible protocols for data-read and data-write operations (SDO\_CNT[7:0] = 00h or 01h). With these configurations settings, the 22-bit ODR and 22-bit IDR registers in each device collapse to form a single, 22-bit unified shift register (USR) per device, as shown in Figure 90.




Figure 90. Unified Shift Register



All devices in the daisy-chain topology sample the respective device analog input signals on the CONVST rising edge. The data transfer frame starts with a  $\overline{\text{CS}}$  falling edge. On each SCLK launch edge, every device in the chain shifts out the MSB of the respective USR on to the respective SDO-0 pin. On every SCLK capture edge, each device in the chain shifts in data received on the respective SDI pin as the LSB bit of the respective USR. Therefore, in a daisy-chain configuration, the host controller receives the data of Device N, followed by the data of Device N-1, and so on (MSB-first). On the  $\overline{\text{CS}}$  rising edge, each device decodes the contents in the respective USR, and takes appropriate action.

A typical timing diagram for three devices connected in daisy-chain topology using the SPI-00-S protocol is shown in Figure 91.




Figure 91. Three-Device, Daisy-Chain Timing

In daisy-chain topology, the overall throughput of the system is proportionally reduced as more devices are connected in the daisy-chain.

### NOTE

For N devices connected in daisy-chain topology, an optimal data transfer frame must contain  $22 \times N$  SCLK capture edges. For a longer data transfer frame (number of SCLK in the frame >  $22 \times N$ ), the host controller must appropriately align the configuration data for each device before bringing  $\overline{\text{CS}}$  high. A shorter data transfer frame (number of SCLK in the frame <  $22 \times N$ ) might result in an erroneous device configuration, and *must be avoided*.



### 7.5.5.4 Multiple Devices: Star Topology

A typical connection diagram showing multiple devices in a star topology is shown in Figure 92. The CONVST, SDI, and SCLK inputs of all devices are connected together, and are controlled by a single CONVST, SDO, and SCLK pin of the host controller, respectively. Similarly, the SDO output pin of all devices are tied together and connected to the a single SDI input pin of the host controller. The CS input pin of each device is individually controlled by separate CS control lines from the host controller.




Figure 92. Star-Topology Connection

The timing diagram for three devices connected in the star topology is shown in Figure 93. In order to avoid any conflict related to multiple devices driving the SDO line at the same time, make sure that the host controller pulls down the  $\overline{CS}$  signal for *only one device at any particular time*.




Figure 93. Three-Device, Star Connection Timing



## 7.6 Register Maps

### 7.6.1 Device Configuration and Register Maps

The device features nine configuration registers, mapped as described in Table 10.

**Table 10. Configuration Registers Mapping** 

ADDRESS	REGISTER NAME	REGISTER DESCRIPTION
004h	PD_CNTL	Low-power modes control
008h	SDI_CNTL	SDI input protocol selection
00Ch	SDO_CNTL	SDO output protocol selection
010h	DATA_CNTL	Output data word configuration
014h	PATN_LSB	Eight least significant bits (LSB) of the output pattern
015h	PATN_MID	Eight middle bits of the output pattern
016h	PATN_MSB	Four most significant bits (MSB) of the output pattern
020h	OFST_CAL	Offset calibration
030h	REF_MRG	Reference margin

### 7.6.1.1 PD\_CNTL Register (address = 04h) [reset = 00h]

This register controls the low-power modes offered by the device.

Figure 94. PD\_CNTL Register

7	6	5	4	3	2	1	0
0	0	0	0	0	PD_REFBUF	PD_ADC	0
R-0b	R-0b	R-0b	R-0b	R-0b	R/W-0b	R/W-0b	R-0b

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 11. PD\_CNTL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	R	00000b	Reserved bits. Reads return 00000b.
2	PD_REFBUF	R/W	0b	This bit powers down the internal reference buffer.  0b = Internal reference buffer is powered up  1b = Internal reference buffer is powered down
1	PD_ADC	R/W	0b	This bit powers down the converter module.  0b = converter module is powered up 1b = converter module is powered down
0	0	R	0b	Reserved bits. Do not write. Reads return 0b.

To power-down the converter module, set the PD\_ADC bit in the PD\_CNTL register. The converter module powers down on the rising edge of CS. To power-up the converter module, reset the PD\_ADC bit in the PD\_CNTL register. The converter module starts to power-up on the rising edge of CS. Wait for t<sub>PU\_ADC</sub> before initiating any conversion or data transfer operation.

To power-down the internal reference buffer, set the  $\underline{PD}$ \_REFBUF bit in the  $\underline{PD}$ \_CNTL register. The internal reference buffer powers down on the rising edge of  $\overline{CS}$ . To power-up the internal reference buffer, reset the  $\underline{PD}$ \_REFBUF bit in the  $\underline{PD}$ \_CNTL register. The internal reference buffer starts to power-up on the rising edge of  $\overline{CS}$ . Wait for  $t_{PU}$ \_REFBUF before initiating any conversion.



## 7.6.1.2 SDI\_CNTL Register (address = 008h) [reset = 00h]

This register selects the SPI protocol for writing data to the device.

## Figure 95. SDI\_CNTL Register

7	6	5	4	3	2	1 0	
0	0	0	0	0	0	SDI_MODE[1:0]	
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R/W-00b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 12. SDI\_CNTL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	R	000000b	Reserved bits. Do not write. Reads return 000000b.
1-0	SDI_MODE[1:0]	R/W	00b	These bits select the protocol for writing data into the device.  00b = Standard SPI with CPOL = 0 and CPHASE = 0  01b = Standard SPI with CPOL = 0 and CPHASE = 1  10b = Standard SPI with CPOL = 1 and CPHASE = 0  11b = Standard SPI with CPOL = 1 and CPHASE = 1

## 7.6.1.3 SDO\_CNTL Register (address = 0Ch) [reset = 00h]

This register configures the protocol for reading data from the device.

## Figure 96. SDO\_CNTL Register

7 6	5	4	3	2	1 0
SSYNC_CLK_SEL[1	:0] 0	DATA_RATE	SDO_WIDTH[	1:0]	SDO_MODE[1:0]
R/W-00b	R-0b	R/W-0b	R/W-00b		R/W-00b

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 13. SDO\_CNTL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	SSYNC_CLK_SEL[1:0]	R/W	00b	These bits select the source and frequency of the clock for the ADC-Clock-Master mode, and are valid only if SDO_MODE[1:0] = 11b.  00b = External SCLK echo 01b = Internal clock (INTCLK) 10b = Internal clock / 2 (INTCLK / 2) 11b = Internal clock / 4 (INTCLK / 4)
5	0	R	0b	Reserved bit. Do not write. Reads return 0b.
4	DATA_RATE	R/W	Ob	This bit is ignored if SDO_MODE[1:0] = 00b. When SDO_MODE[1:0] = 11b:  0b = SDOs are updated at single data rate (SDR) with respect to the output clock  1b = SDOs are updated at double data rate (DDR) with respect to the output clock
3-2	SDO_WIDTH[1:0]	R/W	00b	These bits set the width of the output bus.  0xb = Data are output only on SDO-0  10b = Data are output only on SDO-0 and SDO-1  11b = Data are output on SDO-0, SDO-1, SDO-2, and SDO-3
1-0	SDO_MODE[1:0]	R/W	00b	These bits select the protocol for reading data from the device.  00b = SDO follows the SPI protocol selected in the SDI_CNTL register  01b = SDO follows the SPI protocol selected in the SDI_CNTL register  but with Early Data Launch feature enabled. See Table 6.  10b = Invalid configuration, not supported by the device  11b = SDO follows the source-synchronous protocol



# 7.6.1.4 DATA\_CNTL Register (address = 010h) [reset = 00h]

This register configures the contents of the 22-bit output data word (D[21:0]).

# Figure 97. DATA\_CNTL Register

7	6	5	4	3	2 1	0
0	0	0	0	FPAR_LOC[1:0]	PAR_EN	DATA_VAL
R-0b	R-0b	R-0b	R-0b	R/W-00b	R/W-0b	R/W-0b

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 14. DATA\_CNTL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	R	0000b	Reserved bits. Reads return 0000b.
3-2	FPAR_LOC[1:0]	R/W	00b	These bits control the data span for calculating the FTPAR bit (bit D[0] in the output data word).  00b = D[0] reflects even parity calculated for 4 MSB  01b = D[0] reflects even parity calculated for 8 MSB  10b = D[0] reflects even parity calculated for 12 MSB  11b = D[0] reflects even parity calculated for 16 MSB
1	PAR_EN	R/W	Ob	0b = Output data does not contain any parity information  D[1] = 0  D[0] = 0  1b = Parity information is appended to the LSB of the output data  D[1] = Even parity calculated on bits D[21:2]  D[0] = Even parity computed on selected number of MSB of D[21:2] as per FPAR_LOC[1:0] setting  See Figure 44 for further details of parity computation.
0	DATA_VAL	R/W	0b	These bits control bits D[21:2] of the output data word.  0b = 20-bit conversion output  1b = 20-bit contents of the fixed-pattern registers  See PATN CNTL for more details.



### 7.6.1.5 PATN\_LSB Register (address = 014h) [reset = 00h]

This register controls the eight LSB of the output pattern when DATA\_VAL = 1b; see Figure 101.

### Figure 98. PATN\_LSB Register

7	6	5	4	3	2	1	0
PATN_LSB_BITS							
R/W-0000000b							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


## Table 15. PATN\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATN_LSB_BITS	R/W	0000000b	8 LSB of the output pattern

### 7.6.1.6 PATN\_MID Register (address = 015h) [reset = 00h]

This register controls the middle eight bits of the output pattern when DATA\_VAL = 1b; see Figure 101.

### Figure 99. PATN\_MID Register



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 16. PATN\_MID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATN_MID_BITS	R/W	0000000b	8 middle bits of the output pattern

## 7.6.1.7 PATN\_MSB Register (address = 016h) [reset = 00h]

This register controls the four MSB of the output pattern when DATA\_VAL = 1b; see Figure 101.

### Figure 100. PATN\_MSB Register

7	6	5	4	3	2	1	0
0	0	0	0		PATN_M	SB_BITS	
R-0b	R-0b	R-0b	R-0b		R/W-0	0000b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 17. PATN\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	R	0000b	Reserved bits. Reads return 0000b.
3-0	PATN_MSB_BITS	R/W	0000b	4 MSB of the output pattern




Figure 101. DATA\_PATN[19:0]



# 7.6.1.8 OFST\_CAL Register (address = 020h) [reset = 00h]

This register selects the external reference range for optimal offset calibration.

# Figure 102. OFST\_CAL Register

7	6	5	4	3	2	1	0
0	0	0	0	0		REF_SEL[2:0]	
R-0b	R-0b	R-0b	R-0b	R-0b		R/W-000b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 18. OFST\_CAL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	R	00000b	Reserved bits. Reads return 00000b.
2-0	REF_SEL[2:0]	R/W	000Ь	These bits select the external reference range for optimal offset. $000b = \text{Optimum offset calibration for V}_{REF} = 5.0 \text{ V}$ $001b = \text{Optimum offset calibration for V}_{REF} = 4.5 \text{ V}$ $010b = \text{Optimum offset calibration for V}_{REF} = 4.096 \text{ V}$ $011b = \text{Optimum offset calibration for V}_{REF} = 3.3 \text{ V}$ $100b = \text{Optimum offset calibration for V}_{REF} = 3.0 \text{ V}$ $101b = \text{Optimum offset calibration for V}_{REF} = 2.5 \text{ V}$ $110b = \text{Optimum offset calibration for V}_{REF} = 5.0 \text{ V}$ $111b = \text{Optimum offset calibration for V}_{REF} = 5.0 \text{ V}$



## 7.6.1.9 REF\_MRG Register (address = 030h) [reset = 00h]

This register selects the margining to be added to or subtracted from the reference buffer output; see the *Reference Buffer Module* section.

# Figure 103. REF\_MRG Register

7	6	5	4	3	2	1	0
0	0	EN_MARG			REF_OFST[4:0]		
R-0b	R-0b	R/W-0b			R/W-00000b		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 19. REF\_MRG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	R	00b	Reserved bits. Reads return 00b.
5	EN_MARG	R/W	0b	This bit enables margining feature.  0b = Margining is disabled  1b = Margining is enabled
4-0	REF_OFST[4:0]	R/W	00000b	These bits select the reference offset value as per Table 20.

## Table 20. REF\_OFST[4:0] settings

REF_OFST[4:0]	ΔV <sub>REFBUFOUT</sub> (typical <sup>(1)</sup> )
00000b	0 mV
00001b	280 μV
00010b	580 μV
00011b	840 μV
00100b	1.12 mV
00101b	1.4 mV
00110b	1.68 mV
00111b	1.96 mV
01000b	2.24 mV
01001b	2.52 mV
01010b	2.8 mV
01011b	3.08 mV
01100b	3.36 mV
01101b	3.64 mV
01110b	3.92 mV
01111b	4.2 mV
10000b	−4.5 mV
10001b	−4.22 mV
10010b	−3.94 mV
10011b	−3.66 mV
10100b	−3.38 mV
10101b	−3.1 mV
10110b	−2.82 mV
10111b	−2.54 mV
11000b	−2.26 mV
11001b	−1.98 mV
11010b	−1.7 mV
11011b	−1.42 mV
11100b	−1.14 mV
11101b	–860 μV
11110b	–580 μV
11111b	–280 μV

(1) The actual  $V_{\mbox{\scriptsize REFBUFOUT}}$  value may vary by ±10% from Table 20



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section presents general principles for designing these circuits, followed by an application circuit designed using the ADS890xB.

#### 8.1.1 ADC Reference Driver

The external reference source must provide low-drift and very accurate voltage at the REFIN pin of the ADS890xB. The output broadband noise of most references can be in the order of a few hundred  $\mu V_{RMS}$ . Therefore, to prevent any degradation in the noise performance of the ADC, appropriately filter the output of the voltage reference by using a low-pass filter with a cutoff frequency of a few hundred hertz.

The internal reference buffer of the ADS890xB provides the dynamic load posed on the REFBUFOUT pin during the conversion process. Decouple the REFBUFOUT pin with the REFM pin using the recommended  $C_{REFBUF}$  and  $R_{ESR}$ . See the Layout section for layout recommendations.

### 8.1.2 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a charge kickback filter. The amplifier is used for signal conditioning of the input signal and the low output impedance of the amplifier provides a buffer between the signal source and the switched capacitor inputs of the ADC. The charge kickback filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC, and band-limits the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of the ADS890xB.

#### 8.1.2.1 Charge-Kickback Filter

The charge-kickback filter is an RC filter at the input pins of the ADC that filters the broadband noise from the front-end drive circuitry, and attenuates the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C<sub>FLT</sub>, is connected from each input pin of the ADC to the ground (as shown in Figure 104). This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 20 times the specified value of the ADC sampling capacitance. For the ADS890xB, the input sampling capacitance is equal to 60 pF; therefore, for optimal performance, keep C<sub>FLT</sub> greater than 1.2 nF. This capacitor must be a COG- or NPO-type. The type of dielectric used in COG or NPO ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.




Figure 104. Charge Kickback Filter Configuration



## **Application Information (continued)**

Driving capacitive loads can degrade the phase margin of the input amplifier, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors ( $R_{FLT}$ ) are used at the output of the amplifiers. A higher value of  $R_{FLT}$  helps with amplifier stability, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of  $R_{FLT}$  requires balancing the stability of the driver amplifier and distortion performance of the design. Always verify the stability and settling behavior of the driving amplifier and charge-kickback filter by TINA-TI<sup>TM</sup> SPICE simulation. Keep the tolerance of the selected resistors less than 1% to keep the inputs balanced.

### 8.1.2.2 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type, as well as the performance goals, of the data acquisition system. Some key amplifier specifications to consider when selecting an appropriate amplifier to drive the inputs of the ADC are:

• Small-signal bandwidth. Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the ADC sample-and-hold capacitor and the RC filter (Charge-Kickback Filter) at the inputs of the ADC. Higher bandwidth amplifiers offer faster settling times while driving the capacitive load of the charge-kickback filter, thus reducing harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, select the amplifier with a unity gain bandwidth (UGB) as described in Equation 16:

$$\mathsf{UGB} \ge 4 \times \left(\frac{1}{2\pi \times \mathsf{R}_{\mathsf{FLT}} \times \mathsf{C}_{\mathsf{FLT}}}\right) \tag{16}$$

• Distortion. Both the ADC and the input driver introduce distortion in a data acquisition block. To make sure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver must be at least 10 dB less than the distortion of the ADC, as shown in Equation 17.

$$THD_{AMP} \leq THD_{ADC} - 10 (dB)$$
 (17)

 Noise. Noise contribution of the front-end amplifiers must be as low as possible to prevent any degradation in SNR performance of the system. Generally, to make sure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit must be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is band-limited by designing a low cutoff frequency, charge-kickback filter, as explained in Equation 18.

$$N_{G} \times \sqrt{2} \times \sqrt{\left(\frac{V_{1/f-AMP\_PP}}{6.6}\right)^{2} + e_{n\_RMS}^{2} \times \frac{\pi}{2} \times f_{-3dB}} \quad \leq \quad \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- V<sub>1 / f AMP PP</sub> is the peak-to-peak flicker noise in μV
- e<sub>n RMS</sub> is the amplifier broadband noise density in nV/√Hz
- $f_{-3dB}$  is the 3-dB bandwidth of the charge-kickback filter
- N<sub>G</sub> is the noise gain of the front-end circuit that is equal to 1 in a buffer configuration (18
- Settling Time. For dc signals with fast transients that are common in a multiplexed application, the input signal
  must settle within an 20-bit accuracy at the device inputs during the acquisition time window. This condition is
  critical to maintain the overall linearity performance of the ADC. Typically, amplifier data sheets specify the
  output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 20-bit
  accuracy. Therefore, always verify the settling behavior of the input driver by TINA-TI SPICE simulations
  before selecting the amplifier.



### 8.2 Typical Application

### 8.2.1 Data Acquisition (DAQ) Circuit for Lowest Distortion and Noise Performance With Differential Input




Figure 105. Differential-Input DAQ Circuit for Lowest Distortion and Noise Using the ADS890xB

### 8.2.1.1 Design Requirements

For this example, the design parameters are listed in Table 21.

**DESIGN PARAMETER EXAMPLE VALUE** ADC sample rate Maximum-specified throughput Input signal 2-kHz input, 4.5-V<sub>PP</sub> fully differential Noise performance, SNR > 101-dB, Distortion, THD < -120-dB Linearity, INL < ±2-ppm Reference 4.5 V Power supply < 5.5-V analog, 3.3-V I/O

**Table 21. Design Parameters** 

### 8.2.1.2 Detailed Design Procedure

The application circuit is illustrated in Figure 105. For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams; see the *Power-Supply Recommendations* section for suggested guidelines.

The reference voltage of 4.5 V is generated by the high-precision, low-noise REF5045 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.



Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The low-power OPA2625 (a high-bandwidth, low-distortion, high-precision amplifier in an inverting gain configuration) as an input driver provides exceptional ac performance because of its extremely low-distortion and high-bandwidth specifications. The distortion resulting from variation in the common-mode signal is eliminated by using the OPA2625 in an inverting gain configuration. To exercise the complete dynamic range of the device, the common-mode voltage at the ADS890xB inputs is established at a value of 2.25 V (4.5 V / 2) by using the noninverting pins of the OPA2625 amplifiers. In addition, the components of the charge kickback filter keep the noise from the front-end circuit low without adding distortion to the input signal.


For a complete schematic, see the ADS8900BEVM-PDK user's guide located in the ADS8900B SAR Analog to Digital Converter Evaluation Module web folder at www.ti.com.

The same circuit is used in reference design TIPD211, a step-by-step process to design a *20-Bit, 1-MSPS, 4-Ch Small Form Factor Design for Test and Measurement Applications* using four ADS8900B SAR ADCs, four OPA2625 precision amplifiers and one REF5050 precision reference.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD211, 18-Bit, 1-MSPS, 4-Ch Small Form Factor Design for Test and Measurement Applications (TIDUBW7).

### 8.2.1.3 Application Curves





## 8.2.2 DAQ Circuit With FDA Input Driver and Single-Ended or Differential Input




Figure 110. DAQ Circuit With FDA Input Driver and Differential Input




Figure 111. DAQ Circuit With FDA Input Driver and Single-Ended Input

## 8.2.3 Design Requirements

For this example, the design parameters are listed in Table 22.



**Table 22. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
ADC sample rate	Maximum-specified throughput
Input signal	2-kHz input, ±4.5-V <sub>PP</sub> fully differential and ±4.5-V <sub>PP</sub> single-ended bipolar signal
Noise performance, SNR	> 101-dB
Distortion, THD	< -125-dB
Linearity, INL	< ±2-ppm
Reference	4.5 V
Power supply	< 5.4-V analog, 3.3-V I/O

## 8.2.4 Detailed Design Procedure

The application circuits are shown in Figure 110 and Figure 111. In both applications, the input signal is processed through a high-bandwidth, low-distortion, fully-differential amplifier (FDA) designed in a gain of 1 V/V and a low-pass RC filter before going to the ADC.


The reference voltage of 4.5 V generated by the high-precision, low-noise REF5045 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.


Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the FDA in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the amplifier input. Therefore, these circuits use the low-power THS4551 as an input driver that provides exceptional ac performance because of its extremely low-distortion and high bandwidth specifications. In addition, the components of the charge kickback filter keep the noise from the frontend circuit low without adding distortion to the input signal.

The circuit in Figure 110 shows a fully-differential data acquisition (DAQ) block optimized for low distortion and noise using the THS4551 and ADS890xB. This front-end circuit configuration requires a differential signal at the input of the FDA and provides a differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the  $V_{OCM}$  pin of the THS4551 (not shown in Figure 110). To use the complete dynamic range of the ADC,  $V_{OCM}$  can be set to  $V_{REF}$  / 2 by using a simple resistive divider.


The circuit in Figure 111 shows a single-ended to differential DAQ block optimized for low distortion and noise using the THS4551 and the ADS890xB. This front-end circuit configuration requires a single-ended bipolar signal at the input of the FDA and provides a fully-differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the  $V_{\rm OCM}$  pin of the THS4551 (not shown in Figure 111). To use the complete dynamic range of the ADC,  $V_{\rm OCM}$  can be set to  $V_{\rm REF}$  / 2 by using a simple resistive divider.

# 8.2.5 Application Curves











## 9 Power-Supply Recommendations

The devices have two separate power supplies:  $RV_{DD}$  and  $DV_{DD}$ . The internal reference buffer and the internal LDO operate on  $RV_{DD}$ . The ADC core operates on the LDO output (available on the DECAP pins).  $DV_{DD}$  is used for the interface circuits.  $RV_{DD}$  and  $DV_{DD}$  can be independently set to any value within their permissible ranges.

The  $RV_{DD}$  supply voltage value defines the permissible range for the external reference voltage  $V_{REF}$  on REFIN pin as:

$$2.5 \text{ V} \le \text{V}_{\text{REF}} \le (\text{RV}_{\text{DD}} - 0.3) \text{ V}$$
 (19)

In other words, to use the external reference voltage of  $V_{REF}$ , set  $RV_{DD}$  so that:

$$3 \text{ V} \le \text{RV}_{\text{DD}} \le (\text{V}_{\text{REF}} + 0.3) \text{ V}$$
 (20)

Place a 10-μF decoupling capacitor between the RVDD and GND pins, and between the DVDD and GND pins, as shown in Figure 120. Use a minimum 1-μF decoupling capacitor between the DECAP pins and the GND pin.




Figure 120. Power-Supply Decoupling



## 10 Layout

### 10.1 Layout Guidelines

This section provides some layout guidelines for achieving optimum performance with the ADS890xB device family.

### 10.1.1 Signal Path

As illustrated in Figure 121, the analog input signals are routed in opposite directions to the digital connections. The reference decoupling components are kept away from the switching digital signals. This arrangement prevents noise generated by digital switching activity from coupling to sensitive analog signals.

### 10.1.2 Grounding and PCB Stack-Up

Low inductance grounding is critical for achieving optimum performance. Grounding inductance is kept below 1 nH with 15-mil grounding vias and a printed circuit board (PCB) layout design that has at least four layers. Place all critical components of the signal chain on the top layer with a solid analog ground from subsequent inner layers to minimize via length to ground.

For lowest inductance grounding, connect the GND pins of the ADS890xB (pin 11 and pin 15) directly to the device thermal pad and place at least four 8-mil grounding vias on the device thermal pad.

### 10.1.3 Decoupling of Power Supplies

Place the decoupling capacitors on  $RV_{DD}$ , the LDO output, and  $DV_{DD}$  within 20 mil from the respective pins, and use a 15-mil via to ground from each capacitor. Avoid placing vias between any supply pin and the respective decoupling capacitor.

### 10.1.4 Reference Decoupling

Dynamic currents are also present at the REFBUFOUT and REFM pins during the conversion phase, and excellent decoupling is required to achieve optimum performance. Place a 22- $\mu$ F, X7R-grade, ceramic capacitor with at least 10-V rating and an ESR of 1- $\Omega$  between the REFBUFOUT and the REFM pins, as illustrated in Figure 121. Select 0603- or 0805-size capacitors to keep equivalent series inductance (ESL) low. Connect the REFM pins to the decoupling capacitor before a ground via.

### 10.1.5 Differential Input Decoupling

Dynamic currents are also present at the differential analog inputs of the ADS890xB. Use C0G- or NPO-type capacitors to decouple these inputs because with these type of capacitors, capacitance stays almost constant over the full input voltage range. Lower-quality capacitors (such as X5R and X7R) have large capacitance changes over the full input-voltage range that may cause degradation in the performance of the device.



## 10.2 Layout Example




Figure 121. Recommended Layout



## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档:

- 《ADS8900BEVM-PDK 用户指南》(文献编号: SBAU269)
- 《通过 TI 的 multiSPI™ 数字接口为 SAR ADC 实现更快、更智能、更强大的系统解决方案》(SBAY002)
- 《超声波 CW 多普勒组合及 20 位真正原始数据转换参考设计》(文献编号: TIDA-01351)
- 《适用于测试和测量应用的 20 位、1MSPS、4 通道 小外形尺寸 参考设计》(文献编号: TIDUBW7)
- 《可实现最大 SNR 和采样率的 20 位、1MSPS 隔离型优化数据采集参考设计》(TIDA-01037)
- 《可实现最大 SNR 和采样率的 20 位、1MSPS 隔离式数据采集 (DAQ) 参考设计》(文献编号: TIDA-01035)
- 《OPAx625 高带宽、高精度、低 THD+N、16 位和 18 位模数转换器 (ADC) 驱动器数据表》(文献编号: SBOS688)
- 《REF5050 低噪声、超低漂移、精密电压基准数据表》(文献编号: SBOS410)
- 《THS4551 低噪声、150MHz、精密全差分放大器》(文献编号: SBOS778)

## 11.2 相关链接

下面的表格中列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

		•			
器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区
ADS8900B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS8902B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS8904B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

表 23. 相关链接

### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。请单击右上角的通知我进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

### 11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。



### 11.5 商标

TINA-TI, E2E are trademarks of Texas Instruments.

### 11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

▲ **ESD** 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参见左侧的导航栏。





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8900BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8900B	Samples
ADS8900BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8900B	Samples
ADS8902BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8902B	Samples
ADS8902BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8902B	Samples
ADS8904BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8904B	Samples
ADS8904BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8904B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 10-Jul-2017


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8900BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8900BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8902BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8902BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8904BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8904BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 10-Jul-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8900BRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS8900BRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS8902BRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS8902BRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS8904BRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
ADS8904BRGET	VQFN	RGE	24	250	210.0	185.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司