



TLV9352

ZHCSKH9-NOVEMBER 2019

适用于成本敏感型系统的 TLV935x 3.5MHz、40V、RRO、支持多路复用 器的运算放大器

特性

- 低失调电压: ±350µV
- 低失调电压温漂: ±1.5μV/℃
- 低噪声: 1kHz 时为 15nV/√Hz
- 高共模抑制: 110dB
- 低偏置电流: ±10pA
- 轨至轨输出
- 支持多路复用器/比较器的输入
 - 放大器以最高达到电源轨的差分输入工作
 - 放大器可用于开环中,也可用作比较器
- 高带宽: 3.5MHz GBW
- 高压摆率: 20V/µs
- 低静态电流:每个放大器 600µA
- 宽电源电压范围: ±2.25V 至 ±20V, 4.5V 至 40V
- 强大的 EMIRR 性能:输入引脚上采用 EMI/RFI 滤 波器
- 电源轨的差分和共模输入电压范围

应用

- 交流和电机驱动伺服控制模块
- 交流和电机驱动功率级模块
- 测试和测量设备
- ADC 驱动器放大器
- SAR ADC 基准缓冲器
- 可编程逻辑控制器
- 高侧和低侧电流感应
- 高精度比较器

3 说明

TLV935x 系列(TLV9351、TLV9352 和 TLV9354) 是 40V 成本优化型运算放大器系列。

这些器件具有出色的直流和交流规格,包括轨至轨输 出、低失调电压(典型值为 ±350µV)、低温漂(典型 值为 ±1.5µV/°C) 和 3.5MHz 带宽。

TLV935x 拥有独特 特性,例如电源轨的差分输入电压 范围、高输出电流 (±60mA) 以及高压摆率 (20V/µs), 是一款稳定可靠的运算放大器,适用于高电压成本敏感 型应用。


TLV935x 系列运算放大器采用标准封装,额定工作温 度范围为 -40°C 至 125°C。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)				
TLV9351	SOT-23 (5) ⁽²⁾	2.90mm × 1.60mm				
12/9331	SC70 (5) ⁽²⁾	2.00mm × 1.25mm				
	SOIC (8) ⁽²⁾	4.90mm × 3.90mm				
TLV9352	TSOT (8) ⁽²⁾	2.90mm × 1.60mm				
1LV9352	TSSOP (8) ⁽²⁾	3.00mm × 4.40mm				
	VSSOP (8) ⁽²⁾	3.00mm × 3.00mm				
TLV9354	SOIC (14) ⁽²⁾	8.65mm × 3.90mm				
1679304	TSSOP (14) ⁽²⁾	5.00mm × 4.40mm				

- (1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。
- (2) 此封装仅为预览版。

TLV935x 应用于单极低通滤波器



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$



目录

1	特性 1	7.4 Device Functional Modes	17
2	应用 1	8 Application and Implementation	18
3	说明1	8.1 Application Information	18
4	修订历史记录 2	8.2 Typical Applications	18
5	Pin Configuration and Functions	9 Power Supply Recommendations	20
6	Specifications6	10 Layout	20
•	6.1 Absolute Maximum Ratings 6	10.1 Layout Guidelines	20
	6.2 ESD Ratings	10.2 Layout Example	21
	6.3 Recommended Operating Conditions	11 器件和文档支持	23
	6.4 Thermal Information for Single Channel 6	11.1 器件支持	23
	6.5 Thermal Information for Dual Channel	11.2 文档支持	23
	6.6 Thermal Information for Quad Channel	11.3 接收文档更新通知	23
	6.7 Electrical Characteristics 8	11.4 社区资源	23
7	Detailed Description 10	11.5 商标	
	7.1 Overview 10	11.6 静电放电警告	
	7.2 Functional Block Diagram 10	11.7 Glossary	
	7.3 Feature Description	12 机械、封装和可订购信息	25


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


日期	修订版本	说明
2019 年 11 月	*	初始发行版。



5 Pin Configuration and Functions



(1) Package is preview only.



(1) Package is preview only.


Pin Functions: TLV9351

	PIN		1/0	DESCRIPTION
NAME	DBV, DRL	DCK	l/O	DESCRIPTION
+IN	3	1	1	Noninverting input
-IN	4	3	1	Inverting input
OUT	1	4	0	Output
V+	5	5	_	Positive (highest) power supply
V-	2	2	_	Negative (lowest) power supply

ZHCSKH9-NOVEMBER 2019



TLV9352 D, DDF, DGK, and PW Packages⁽¹⁾ 8-Pin SOIC, TSOT, TSSOP, and VSSOP Top View




(1) DDF and DGK packages are preview only.


Pin Functions: TLV9352

	PIN	1/0	DECORIDATION
NAME	SOIC, TSOT, TSSOP, VSSOP	1/0	DESCRIPTION
+IN A	3	I	Noninverting input, channel A
+IN B	5	I	Noninverting input, channel B
−IN A	2	I	Inverting input, channel A
−IN B	6	I	Inverting input, channel B
OUT A	1	0	Output, channel A
OUT B	7	0	Output, channel B
V+	8	_	Positive (highest) power supply
V-	4	_	Negative (lowest) power supply



www.ti.com.cn





(1) Package is preview only.

Pin Functions: TLV9354

	THI GIOGOG. 1270007						
	PIN	1/0	DESCRIPTION				
NAME	SOIC, TSSOP	I/O	DESCRIPTION				
+IN A	3	1	Noninverting input, channel A				
+IN B	5	1	Noninverting input, channel B				
+IN C	10	1	Noninverting input, channel C				
+IN D	12	1	Noninverting input, channel D				
-IN A	2	1	Inverting input, channel A				
−IN B	6	I	Inverting input, channel B				
−IN C	9	I	Inverting input, channel C				
–IN D	13	I	Inverting input, channel D				
OUT A	1	0	Output, channel A				
OUT B	7	0	Output, channel B				
OUT C	8	0	Output, channel C				
OUT D	14	0	Output, channel D				
V+	4	_	Positive (highest) power supply				
V-	11	_	Negative (lowest) power supply				



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	42	V
	Common-mode voltage (2)	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage (2)		V _S + 0.2	V
	Current (2)	-10	10	mA
Output short-circuit (3)		Continuo	ous	
Operating ambient temperature, T _A		-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
V	Electroctatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	٧

- 1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _S	Supply voltage, (V+) – (V–)	2.7	40	V
VI	Input voltage range	(V-) - 0.1	(V+) - 2	V
T _A	Specified temperature	-40	125	°C

6.4 Thermal Information for Single Channel

			TLV9351		
	THERMAL METRIC (1)	DBV ⁽²⁾ (SOT-23)	DCK ⁽²⁾ (SC70)	UNIT	
		5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	TBD	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	TBD	TBD	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	°C/W	
ΨЈТ	Junction-to-top characterization parameter	TBD	TBD	°C/W	
ΨЈВ	Junction-to-board characterization parameter	TBD	TBD	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	TBD	TBD	°C/W	

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
- (2) This package option is preview for TLV9351.

STRUMENTS

6.5 Thermal Information for Dual Channel

			TLV	9352		
THERMAL METRIC (1)		D ⁽²⁾ (SOIC)	DDF ⁽²⁾ (SOT-23-8)	DGK ⁽²⁾ (VSSOP)	PW ⁽²⁾ (TSSOP)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.7	TBD	TBD	TBD	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	78.7	TBD	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	82.2	TBD	TBD	TBD	°C/W
ΨЈТ	Junction-to-top characterization parameter	27.8	TBD	TBD	TBD	°C/W
ΨЈВ	Junction-to-board characterization parameter	81.4	TBD	TBD	TBD	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	TBD	TBD	TBD	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Thermal Information for Quad Channel

		TL	TLV9354		
THERMAL METRIC (1)		D ⁽²⁾ (SOIC)	PW ⁽²⁾ (TSSOP)	UNIT	
		14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	TBD	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	TBD	TBD	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	°C/W	
ΨЈТ	Junction-to-top characterization parameter	TBD	TBD	°C/W	
ΨЈВ	Junction-to-board characterization parameter	TBD	TBD	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	TBD	TBD	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ This package option is preview for TLV9352.

⁽²⁾ This package option is preview for TLV9354.

ZHCSKH9-NOVEMBER 2019



6.7 Electrical Characteristics

For $V_S = (V+) - (V-) = 4.5 \text{ V}$ to 40 V (±2.25 V to ±20 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

PARAMETER		TEST COND	DITIONS	MIN	TYP	MAX	UNIT
OFFSET V	/OLTAGE						
					±0.35	±1.8	
V _{OS}	Input offset voltage	$V_{CM} = V -$	T _A = -40°C to 125°C				mV
dV _{OS} /dT	Input offset voltage drift		$T_A = -40$ °C to 125°C		±1.5		μV/°C
PSRR	Input offset voltage versus power supply	V _{CM} = V-	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±2	±5	μV/V
	Channel separation	f = 0 Hz			5		μV/V
INPUT BIA	AS CURRENT			·		<u>.</u>	
I _B	Input bias current				±10		pA
Ios	Input offset current				±10		pA
NOISE							
					2		μV_{PP}
E _N	Input voltage noise	f = 0.1 Hz to 10 Hz			0.33		μV_{RMS}
	Input voltage noise	f = 1 kHz			15		->//-/[]=
e _N	density	f = 10 kHz		14			nV/√Hz
i _N	Input current noise	f = 1 kHz			2		fA/√Hz
INPUT VO	LTAGE RANGE						
V _{CM}	Common-mode voltage range			(V-) - 0.2		(V+) - 2	V
CMDD	Common-mode rejection	$V_S = 40 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V} \text{ (Main input pair)}$		95	110		-ID
CMRR	ratio	$V_S = 4.5 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V} (Main input pair)}$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	84 90			dB
INPUT CA	PACITANCE					"	
Z _{ID}	Differential				100 3		MΩ pF
Z _{ICM}	Common-mode				6 1		TΩ pF
OPEN-LO	OP GAIN					,	
۸	Onen leen veltege!-	V _S = 40 V, V _{CM} = V-		120	130		dD
A _{OL}	Open-loop voltage gain	$(V-) + 0.1 V < V_O < (V+) - 0.1 V$	$T_A = -40$ °C to 125°C	116	127		dB



www.ti.com.cn

Electrical Characteristics (continued)

For $V_S = (V+) - (V-) = 4.5 \text{ V}$ to 40 V (±2.25 V to ±20 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2, unless otherwise noted.

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT			
FREQUEN	ICY RESPONSE		<u>'</u>							
GBW	Gain-bandwidth product				3.5		MHz			
SR	Slew rate	V _S = 40 V, G = +1, C _L = 20 pF			20		V/μs			
		To 0.01%, $V_S = 40 \text{ V}$, $V_{STEP} = 10 \text{ V}$,	G = +1, CL = 20 pF		5					
	0-441	To 0.01%, V _S = 40 V, V _{STEP} = 2 V , 0	G = +1, CL = 20 pF		4					
t _S	Settling time	To 0.1%, V _S = 40 V, V _{STEP} = 10 V , 0	G = +1, CL = 20 pF		4		μS			
		To 0.1%, V _S = 40 V, V _{STEP} = 2 V , G	= +1, CL = 20 pF		3					
	Phase margin	$G = +1$, $R_L = 10 \text{ k}\Omega$			60		0			
	Overload recovery time	V _{IN} × gain > V _S			600		ns			
THD+N	Total harmonic distortion + noise	V _S = 40 V, V _O = 1 V _{RMS} , G = 1, f = 1	kHz		0.001%					
OUTPUT						'				
		Positive and negative rail headroom	$V_S = 40 \text{ V}, R_L = \text{no load}^{(1)}$		5	10				
			$V_S = 40 \text{ V}, R_L = 10 \text{ k}\Omega$		50	55				
	Voltage output swing		$V_S = 40 \text{ V}, R_L = 2 \text{ k}\Omega$		200	250				
	from rail		V _S = 4.5 V, R _L = no load ⁽¹⁾		1		mV			
			$V_S = 4.5 \text{ V}, R_L = 10 \text{ k}\Omega$		20	30				
			$V_S = 4.5 \text{ V}, R_L = 2 \text{ k}\Omega$		40	75				
I _{SC}	Short-circuit current				±60		mA			
C _{LOAD}	Capacitive load drive				300		pF			
Z _O	Open-loop output impedance	f = 1 MHz, I _O = 0 A		400		Ω				
POWER S	UPPLY		<u>"</u>			'				
	Quiescent current per	V V I 0 A			650	800				
IQ	amplifier	$V_{CM} = V -$, $I_O = 0$ A	T _A = -40°C to 125°C			850	μΑ			

⁽¹⁾ Specified by characterization only.

7 Detailed Description


7.1 Overview

The TLV935x family (TLV9351, TLV9352, and TLV9354) is a family of 40-V, cost-optimized operational amplifiers. These devices offer strong general-purpose DC and AC specifications, including rail-to-rail output, low offset ($\pm 350 \, \mu V$, typ), low offset drift ($\pm 1.5 \, \mu V/^{\circ} C$, typ), and 3.5-MHz bandwidth.

Convenient features such as wide differential input-voltage range, high output current (±60 mA), and high slew rate (20 V/µs) make the TLV935x a robust operational amplifier for high-voltage, cost-sensitive applications.

The TLV935x family of op amps is available in standard packages and is specified from -40°C to 125°C.

7.2 Functional Block Diagram



ADVANCE INFORMATION



www.ti.com.cn

7.3 Feature Description

7.3.1 Input Protection Circuitry

The TLV935x uses a patented input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions, shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in 8 1. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.




图 1. Back-to-Back Diodes Create Settling Issues

The TLV935x family of operational amplifiers provides a true high-impedance differential input capability for highvoltage applications. This patented input protection architecture does not introduce additional signal distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input applications. The TLV935x tolerates a maximum differential swing (voltage between inverting and noninverting pins of the opamp) of up to 40 V, making the device suitable for use as a comparator or in applications with fast-ramping input signals.



Feature Description (接下页)

7.3.2 Phase Reversal Protection

The TLV935x family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV935x is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail.

7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV935x is 150°C. Exceeding this temperature causes damage to the device. The TLV935x has a thermal protection feature that prevents damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 140°C.



NSTRUMENTS

7.3.4 Capacitive Load and Stability

The TLV935x features a resistive output stage capable of driving smaller capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation.

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10 Ω to 20 Ω) resistor, R_{ISO} , in series with the output, as shown in \boxtimes 2. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_L, and is generally negligible at low output levels. A high capacitive load drive makes the TLV935x well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in

■ 2 uses an isolation resistor, R_{ISO}, to stabilize the output of an op amp. R_{ISO} modifies the open-loop gain of the system for increased phase margin. For additional information on techniques to optimize and design using this circuit, TI Precision Design TIDU032 details complete design goals, simulation, and test results.




图 2. Extending Capacitive Load Drive With the TLV9351



Feature Description (接下页)

7.3.5 Common-Mode Voltage Range

The TLV935x is a 40-V, rail-to-rail output operational amplifier with an input common-mode range that extends 100 mV beyond V- and within 2 V of V+ for normal operation. The device accomplishes this performance through a complementary input stage, using a P-channel differential pair. Additionally, a complementary N-channel differential pair has been included in parallel with the P-channel pair to eliminate common undesirable op amp behaviors, such as phase reversal.

The TLV935x can operate with common mode ranges beyond 100 mV of the top rail, but with reduced performance above (V+)-2 V. The N-channel pair is active for input voltages close to the positive rail, typically (V+)-1 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+)-2 V. There is a small transition region, typically (V+)-2 V to (V+)-1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within the transition region and N-channel region, many specifications of the op amp, including PSRR, CMRR, offset voltage, offset drift, noise and THD performance may be degraded compared to operation within the P-channel region.

表 1. Typical Performance for Common-Mode Voltages Within 2 V of the Positive Supply

PARAMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage	(V+) - 2		(V+) + 0.1	V
Offset voltage		1.5		mV
Offset voltage drift		2		μV/°C
Common-mode rejection		75		dB
Open-loop gain		75		dB
Gain-bandwidth product		1.5		MHz



7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

An ESD event is very short in duration and very high voltage (for example, 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example, 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.



7.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV935x is approximately 1 µs.

7.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.




图 3. Ideal Gaussian Distribution

 \boxtimes 3 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from $\mu - \sigma$ to $\mu + \sigma$).

Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV935x, the typical input voltage offset is 350 μ V, so 68.2% of all TLV935x devices are expected to have an offset from –350 μ V to 350 μ V. At 4 σ (±1400 μ V), 99.9937% of the distribution has an offset voltage less than ±1400 μ V, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

NSTRUMENTS

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the TLV935x family has a maximum offset voltage of 1.8 mV at 125°C, and even though this corresponds to about 5 σ (≈1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 1.8 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6-σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the TLV935x family does not have a maximum or minimum for offset voltage drift, but based on the typical value of 1.5 µV/°C in the *Electrical Characteristics* table, it can be calculated that the 6-σ value for offset voltage drift is about 9 μV/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

7.4 Device Functional Modes

The TLV935x has a single functional mode and is operational when the power-supply voltage is greater than 4.5 V (±2.25 V). The maximum power supply voltage for the TLV935x is 40 V (±20 V).



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV935x family offers excellent DC precision and DC performance. These devices operate up to 40-V supply rails and offer true rail-to-rail output, low offset voltage and offset voltage drift, as well as 3.5-MHz bandwidth and high output drive. These features make the TLV935x a robust, high-performance operational amplifier for high-voltage cost-sensitive applications.

8.2 Typical Applications

8.2.1 High Voltage Precision Comparator

Many different systems require controlled voltages across numerous system nodes to ensure robust operation. A comparator can be used to monitor and control voltages by comparing a reference threshold voltage with an input voltage and providing an output when the input crosses this threshold.

The TLV935x family of op amps make excellent high voltage comparators due to their MUX-friendly input stage (see the *Input Protection Circuitry* section). Previous generation high-voltage op amps often use back-to-back diodes across the inputs to prevent damage to the op amp which greatly limits these op amps to be used as comparators, but the TLV935x's patented input stage allows the device to have a wide differential voltage between the inputs.




图 4. Typical Comparator Application

8.2.1.1 Design Requirements

The primary objective is to design a 40-V precision comparator.

- System supply voltage (V+): 40 V
- Resistor 1 value: 100 kΩ
- Resistor 2 value: 100 kΩ
- Reference threshold voltage (V_{TH}): 20 V
- Input voltage range (V_{IN}): 0 V 40 V
- Output voltage range (V_{OUT}): 0 V 40 V



Typical Applications (接下页)

8.2.1.2 Detailed Design Procedure

This noninverting comparator circuit applies the input voltage (V_{IN}) to the noninverting terminal of the op amp. Two resistors $(R_1 \text{ and } R_2)$ divide the supply voltage (V+) to create a mid-supply threshold voltage (V_{TH}) as calculated in \triangle 1. The circuit is shown in $\boxed{8}$ 4. When V_{IN} is less then V_{TH} , the output voltage transitions to the negative supply and equals the low-level output voltage. When V_{IN} is greater than V_{TH} , the output voltage transitions to the positive supply and equals the high-level output voltage.

In this example, resistor 1 and 2 have been selected to be 100 k Ω , which sets the reference threshold at 20 V. However, resistor 1 and 2 can be adjusted to modify the threshold using $\Delta \pm 1$. Resistor 1 and 2's values have also been selected to reduce power consumption, but these values can be further increased to reduce power consumption, or reduced to improve noise performance.

$$V_{TH} = \frac{R_2}{R_1 + R_2} \times V_{+} \tag{1}$$

8.2.1.3 Application Curve




图 5. Comparator Output Response to Input Voltage



9 Power Supply Recommendations

The TLV935x is specified for operation from 4.5 V to 40 V (±2.25 V to ±20 V); many specifications apply from -40°C to 125°C.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
 Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in ₹ 7, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example

INSTRUMENTS




图 6. Schematic Representation




图 7. Operational Amplifier Board Layout for Noninverting Configuration




图 8. Example Layout for SC70 (DCK) Package



Layout Example (接下页)




图 9. Example Layout for VSSOP-8 (DGK) Package



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 TINA-TI™ (免费软件下载)

TINA™是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析,以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心) 免费下载,它提供全面的后续处理能力,使得用户能够以多种方式形成结果。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一个动态的快速入门工具。

注

这些文件需要安装 TINA 软件(由 DesignSoft™提供)或者 TINA-TI 软件。请从 TINA-TI 文件夹 中下载免费的 TINA-TI 软件。

11.1.1.2 TI 高精度设计

TLV935x 采用多种 TI 高精度设计,有关内容请访问 http://www.ti.com/ww/en/analog/precision-designs/。TI 高精度设计是由 TI 公司高精度模拟 应用 专家创建的模拟解决方案,提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。

11.2 文档支持

11.2.1 相关文档

德州仪器 (TI), 《模拟工程师电路设计指导手册: 放大器》。

德州仪器 (TI), 《AN31 放大器电路集合》。

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

TI E2ETM support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 商标

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 15-Feb-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9352IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T935	Samples
TLV9352IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2DXT	Samples
TLV9352IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9352D	Samples
TLV9352IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9352P	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 15-Feb-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9352:


Automotive: TLV9352-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 20-May-2021


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9352IDDFR	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9352IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9352IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9352IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 20-May-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9352IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9352IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV9352IDR	SOIC	D	8	2500	853.0	449.0	35.0
TLV9352IPWR	TSSOP	PW	8	2000	853.0	449.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司