

## 低 $I_Q$ ，双同步降压稳压器

 查询样品: [TPS43350-Q1](#), [TPS43351-Q1](#)

### 特性

- 符合汽车应用要求
- 具有下列结果的 **AEC-Q100** 测试指南:
  - 器件温度 1 级: **-40°C 至 125°C** 的环境运行温度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 **H2**
  - 器件 HBM 充电器件模型 (CDM) 分类等级 **C2**
- 两个同步降压控制器
- 输入电压范围最高 **40V**, (瞬态电压高达 **60V**)
- 低功耗模式  $I_Q$ : **30 $\mu$ A** (一个降压稳压器打开), **35 $\mu$ A** (两个降压稳压器打开)
- 低关断电流  $I_{sh} < 4\mu A$
- 降压输出范围 **0.9V 至 11V**
- 可编程频率和外部同步范围为 **150kHz 至 600kHz**
- 独立的使能输入 (**ENA, ENB**)

- 频率展频 (**TPS43351-Q1**)
- 轻负载时的, 可选强制连续模式或自动低功耗模式
- 感应电阻器或者电感器 **DCR** 感测
- 降压通道之间的异相切换
- 峰值栅极驱动电流 **1.5A**
- 耐热增强型, **38** 引脚散热薄型小外形尺寸封装 (**DAP**) **PowerPAD™** 封装

### 应用范围

- 车载信息娱乐、导航、和仪表板系统
- 工业或汽车用多轨 **DC** 配电系统和电子控制单元

### 说明

TPS43350-Q1 和 TPS43351-Q1 包含两个设计用于恶劣环境中车载应用的电流模式同步降压控制器。此器件非常适合于要求低静态电流的多轨系统中, 这是因为它们在轻负载时运行在低功耗模式中 (流耗只有 **30 $\mu$ A**)。此器件提供诸如过热保护、软启动、和过流保护等保护特性。在稳压器输出的短路情况下, 电流折返特性被激活, 这样可以限制流经金属氧化物半导体场效应晶体管 (MOSFET) (用于控制功率耗散) 的电流。两个独立软启动输入可在启动期间独立实现输出电压缓升。

开关频率的可编程范围介于 **150kHz 至 600kHz** 之间, 即器件可同步至的外部时钟的频率。此外, TPS43351-Q1 提供跳频展频操作。




图 1. 典型应用方框图



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2011–2013, Texas Instruments Incorporated  
English Data Sheet: [SLVSAR7](#)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## PACKAGE AND ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Input voltage: VBAT	-0.3	60	V
Voltage (Buck function: BuckA and BuckB)	Ground: PGND <sub>A</sub> –AGND, PGND <sub>B</sub> –AGND	-0.3	0.3	V
	Enable inputs: ENA, ENB	-0.3	60	V
	Bootstrap inputs: CBA, CBB	-0.3	68	V
	Bootstrap inputs: CBA–PHA, CBB–PHB	-0.3	8.8	V
	Phase inputs: PHA, PHB	-0.7	60	V
	Phase inputs: PHA, PHB (for 150 ns)	-1		V
	Feedback inputs: FBA, FBB	-0.3	13	V
	Error amplifier outputs: COMPA, COMPB	-0.3	13	V
	High-side MOSFET driver: GA1–PHA, GB1–PHB	-0.3	8.8	V
	Low-side MOSFET drivers: GA2–PGND <sub>A</sub> , GB2–PGND <sub>B</sub>	-0.3	8.8	V
	Current-sense voltage: SA1, SA2, SB1, SB2	-0.3	13	V
	Soft start: SSA, SSB	-0.3	13	V
	Power-good output: PGA, PGB	-0.3	13	V
	Power-good delay: DLYAB	-0.3	13	V
	Switching-frequency timing resistor: RT	-0.3	13	V
	SYNC, EXTSUP	-0.3	13	V
Voltage (PMOS driver)	P-channel MOSFET driver: GC2	-0.3	60	V
	P-channel MOSFET driver: -GC2	-0.3	8.8	V
	Gate-driver supply: VREG	-0.3	8.8	V
Temperature	Junction temperature: T <sub>J</sub>	-40	150	°C
	Operating temperature: T <sub>A</sub>	-40	125	°C
	Storage temperature: T <sub>stg</sub>	-55	165	°C
Electrostatic discharge ratings	Human-body model (HBM) AEC-Q100 Classification Level H2		±2	kV
	Charged-device model (CDM) AEC-Q100 Classification Level C2	FBA, FBB, RT, DLYAB	±400	V
		VBAT, SYNC,	±750	
		All other pins	±500	
	Machine model (MM)	PGA, PGB	±150	V
All other pins		±200		

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to AGND, unless otherwise stated.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS4335x-Q1		UNIT
		DAP		
		38 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	27.3		°C/W
$\theta_{JcTop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	19.6		
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	15.9		
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	0.24		
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	6.6		
$\theta_{JcBot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	1.2		

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Buck function: BuckA and BuckB voltage	Input voltage: , VBAT	4	40	V
	Enable inputs: ENA, ENB	0	40	V
	Boot inputs: CBA, CBB	4	48	V
	Phase inputs: PHA, PHB	-0.6	40	V
	Current-sense voltage: SA1, SA2, SB1, SB2	0	11	V
	Power-good output: PGA, PGB	0	11	V
	SYNC, EXTSUP	0	9	V
	Operating temperature: T <sub>A</sub>	-40	125	°C

## DC ELECTRICAL CHARACTERISTICS

$V_{IN} = 8\text{ V to }18\text{ V}$ ,  $T_J = -40^\circ\text{C to }150^\circ\text{C}$  (unless otherwise noted)

NO.	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
<b>Input Supply</b>											
1.1	$V_{BAT}$	Supply voltage	After initial start-up, condition is satisfied.		4	40	V				
1.2	$V_{IN}$	Input voltage required for device on initial start-up			6.5	40	V				
		Buck regulator operating range after initial start-up			4	40	V				
1.3	$V_{IN\ UV}$	Buck undervoltage lockout	$V_{IN}$ falling. After a reset, initial start-up conditions may apply. <sup>(1)</sup>		3.5	3.6	3.8	V			
			$V_{IN}$ rising. After a reset, initial start-up conditions may apply. <sup>(1)</sup>			3.8	4	V			
1.5	$I_{q\_LPM\_}$	LPM quiescent current: $T_A = 25^\circ\text{C}$ <sup>(2)</sup>	$V_{IN} = 13\text{ V}$ , BuckA: LPM, BuckB: off				30	40	$\mu\text{A}$		
			$V_{IN} = 13\text{ V}$ , BuckB: LPM, BuckA: off								
			$V_{IN} = 13\text{ V}$ , BuckA, B: LPM				35	45	$\mu\text{A}$		
1.6	$I_{q\_LPM}$	LPM quiescent current: $T_A = 125^\circ\text{C}$ <sup>(2)</sup>	$V_{IN} = 13\text{ V}$ , BuckA: LPM, BuckB: off				40	50	$\mu\text{A}$		
			$V_{IN} = 13\text{ V}$ , BuckB: LPM, BuckA: off								
			$V_{IN} = 13\text{ V}$ , BuckA, B: LPM				45	55	$\mu\text{A}$		
1.7	$I_{q\_NRM}$	Quiescent current: $T_A = 25^\circ\text{C}$ <sup>(2)</sup>	Normal operation, SYNC = High				4.85	5.3	mA		
			$V_{IN} = 13\text{ V}$ , BuckA: CCM, BuckB: off								
			$V_{IN} = 13\text{ V}$ , BuckB: CCM, BuckA: off						7	7.6	mA
			$V_{IN} = 13\text{ V}$ , BuckA, B: CCM								
1.8	$I_{q\_NRM}$	Quiescent current: $T_A = 125^\circ\text{C}$ <sup>(2)</sup>	Normal operation, SYNC = High				5	5.5	mA		
			$V_{IN} = 13\text{ V}$ , BuckA: CCM, BuckB: off								
			$V_{IN} = 13\text{ V}$ , BuckB: CCM, BuckA: off						7.5	8	mA
			$V_{IN} = 13\text{ V}$ , BuckA, B: CCM								
1.9	$I_{BAT\_sh}$	Shutdown current	BuckA, B: off, $V_{BAT} = 13\text{ V}$		2.5	4	$\mu\text{A}$				
<b>Input Voltage - Overvoltage Lockout</b>											
2.1	$V_{OVLO}$	Overvoltage shutdown	$V_{IN}$ rising		45	46	47	V			
			$V_{IN}$ falling		43	44	45	V			
2.2	$OVLO_{Hys}$	Hysteresis			1	2	3	V			
2.3	$OVLO_{filter}$	Filter time			5		$\mu\text{s}$				
<b>Gate Driver for PMOS</b>											
3.1	$r_{DS(on)}$	PMOS OFF			10		20	$\Omega$			
3.2	$I_{PMOS\_ON}$	Gate current	$V_{IN} = 13.5\text{ V}$ , $V_{GS} = -5\text{ V}$		10		mA				
3.3	$t_{delay\_ON}$	Turnon delay	$C = 10\text{ nF}$		5		10	$\mu\text{s}$			
<b>Buck Controllers</b>											
4.1	$V_{BuckA/B}$	Adjustable output voltage range			0.9	11		V			
4.2	$V_{REF\_NRM}$	Internal reference voltage and tolerance in normal mode	Measure FBx pin		0.792	0.8	0.808	V			
					-1%	1%					
4.3	$V_{REF\_LPM}$	Internal reference voltage and tolerance in low-power mode	Measure FBx pin		0.784	0.8	0.816	V			
					-2%	2%					
4.4	$V_{SENSE}$	V sense for forward current limit in CCM	FBx = 0.75 V (low duty cycles)		60	75	90	mV			
4.5		V sense for reverse current limit in CCM	FBx = 1 V		-65	-37.5	-23	mV			
4.6	$V_{I-Foldback}$	V sense for output short	FBx = 0 V		17	32.5	48	mV			
4.7	$t_{dead}$	Shoot-through delay, blanking time			100		ns				
4.8	$DC_{NRM}$	High-side minimum on-time			100		ns				
		Maximum duty cycle (digitally controlled)			98.75%						
4.9	$DC_{LPM}$	Duty cycle LPM			80%						

(1) If  $V_{BAT}$  and  $V_{REG}$  remain adequate, the buck can continue to operate if  $V_{IN}$  is  $> 3.8\text{ V}$ .

(2) Quiescent current specification is non-switching current consumption without including the current in the external feedback resistor divider.

## DC ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 8\text{ V to }18\text{ V}$ ,  $T_J = -40^\circ\text{C to }150^\circ\text{C}$  (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
4.10	$I_{LPM\_Entry}$	LPM entry threshold load current as fraction of maximum set load current	The exit threshold is specified to be always higher than entry threshold		1%	(3)	
	$I_{LPM\_Exit}$	LPM exit threshold load current as fraction of maximum set load current		(3)	10%		
<b>High-Side External NMOS Gate Drivers for Buck Controller</b>							
4.11	$I_{GX1\_peak}$	Gate driver peak current			1.5		A
4.12	$r_{DS(on)}$	Source and sink driver	$V_{REG} = 5.8\text{ V}$ , $I_{GX1}$ current = 200 mA			2	$\Omega$
<b>Low-Side NMOS Gate Drivers for Buck Controller</b>							
4.13	$I_{GX2\_peak}$	Gate-driver peak current			1.5		A
4.14	$r_{DS(on)}$	Source and sink driver	$V_{REG} = 5.8\text{ V}$ , $I_{GX2}$ current = 200 mA			2	$\Omega$
<b>Error Amplifier (OTA) for Buck Converters</b>							
4.15	$G_{mBUCK}$	Transconductance	COMP <sub>A</sub> , COMP <sub>B</sub> = 0.8 V, source/sink = 5 $\mu$ A, test in feedback loop	0.72	1	1.35	mS
4.16	$I_{PULLUP\_FBx}$	Pullup current at FBx pins	FBx = 0 V	50	100	200	nA
<b>5.0 Digital Inputs: ENA, ENB, SYNC</b>							
5.1	$V_{IH}$	Higher threshold	$V_{IN} = 13\text{ V}$	1.7			V
5.2	$V_{IL}$	Lower threshold	$V_{IN} = 13\text{ V}$			0.7	V
5.3	$R_{IH\_SYNC}$	Resistance	$V_{SYNC} = 5\text{ V}$		500		k $\Omega$
5.5	$I_{IL\_ENx}$	Pullup current source on ENA, ENB	$V_{ENx} = 0\text{ V}$		0.5	2	$\mu$ A
<b>6.0 Switching Parameters – Buck DC-DC Controllers</b>							
6.1	$f_{SW\_Buck}$	Buck switching frequency	RT pin: GND	360	400	440	kHz
6.2	$f_{SW\_Buck}$	Buck switching frequency	RT pin: 60-k $\Omega$ external resistor	360	400	440	kHz
6.3	$f_{SW\_adj}$	Buck adjustable range with external resistor	RT pin: external resistor	150		600	kHz
6.4	$f_{SYNC}$	Buck synchronization range	External clock input	150		600	kHz
6.5	$f_{SS}$	Spread-spectrum spreading	TPS43351-Q1 only		5%		
<b>7.0 Internal Gate-Driver Supply</b>							
7.1	$V_{REG}$	Internal regulated supply	$V_{IN} = 8\text{ V to }18\text{ V}$ , EXTSUP = 0 V, SYNC = High	5.5	5.8	6.1	V
		Load regulation	$I_{VREG} = 0\text{ mA to }100\text{ mA}$ , EXTSUP = 0 V, SYNC = High		0.2%	1%	
7.2	$V_{REG(EXTSUP)}$	Internal regulated supply	EXTSUP = 8.5 V	7.2	7.5	7.8	V
		Load regulation	$I_{EXTSUP} = 0\text{ mA to }125\text{ mA}$ , SYNC = High EXTSUP = 8.5 V to 13 V		0.2%	1%	
7.3	$V_{EXTSUP\_th}$	EXTSUP switch-over voltage threshold	$I_{VREG} = 0\text{ mA to }100\text{ mA}$ , EXTSUP ramping positive	4.4	4.6	4.8	V
7.4	$V_{EXTSUP\_Hys}$	EXTSUP switch-over hysteresis		150		250	mV
7.5	$I_{REG\_Limit}$	Current limit on VREG	EXTSUP = 0 V, normal mode as well as LPM	100		400	mA
7.6	$I_{REG\_EXTSUP\_Limit}$	Current limit on VREG when using EXTSUP	$I_{VREG} = 0\text{ mA to }100\text{ mA}$ , EXTSUP = 8.5 V, SYNC = High	125		400	mA
<b>8.0 Soft Start</b>							
8.1	$I_{SSx}$	Soft-start source current	SSA and SSB = 0 V	0.75	1	1.25	$\mu$ A
<b>9.0 Oscillator (RT)</b>							
9.1	$V_{RT}$	Oscillator reference voltage			1.2		V
<b>10.0 Power-Good / Delay</b>							
10.1	$PG_{pullup}$	Pullup for A and B to Sx2			50		k $\Omega$
10.2	$PG_{th1}$	Power-good threshold	FBx falling	-5%	-7%	-9%	
10.3	$PG_{hys}$	Hysteresis			2%		
10.4	$PG_{drop}$	Voltage drop	$I_{PGA} = 5\text{ mA}$			450	mV
10.5			$I_{PGA} = 1\text{ mA}$			100	mV
10.6	$PG_{leak}$	Leakage	$V_{Sx2} = V_{PGx} = 13\text{ V}$			1	$\mu$ A


(3) The exit threshold specification is to be always higher than the entry threshold.

## DC ELECTRICAL CHARACTERISTICS (continued)

$V_{IN} = 8\text{ V to }18\text{ V}$ ,  $T_J = -40^\circ\text{C to }150^\circ\text{C}$  (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
10.7	$t_{\text{deglitch}}$	Power-good deglitch time		2		16	$\mu\text{s}$
10.8	$t_{\text{delay}}$	Reset delay	External capacitor = 1 nF $V_{\text{BuckX}} < \text{PG}_{\text{th1}}$		1		ms
10.9	$t_{\text{delay\_fix}}$	Fixed reset delay	No external capacitor, pin open		20	50	$\mu\text{s}$
10.10	$I_{\text{OH}}$	Activate current source (current to charge external capacitor)		30	40	50	$\mu\text{A}$
10.11	$I_{\text{IL}}$	Activate current sink (current to discharge external capacitor)		30	40	50	$\mu\text{A}$
11.0	<b>Overtemperature Protection</b>						
11.1	$T_{\text{shutdown}}$	Junction temperature shutdown threshold		150	165		$^\circ\text{C}$
11.2	$T_{\text{hys}}$	Junction temperature hysteresis			15		$^\circ\text{C}$

## DEVICE INFORMATION



## PIN FUNCTIONS

NAME	NO.	I/O	DESCRIPTION
AGND	19, 23	O	Analog ground reference
CBA	5	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckA. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
CBB	34	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckB. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
COMPA	13	O	Error amplifier output of BuckA and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckA. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
COMPB	26	O	Error amplifier output of BuckB and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckB. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
DLYAB	21	O	The capacitor at the DLYAB pin sets the power-good delay interval used to de-glitch the outputs of the power-good comparators. Leaving this pin open sets the power-good delay to an internal default value of 20 $\mu$ s typical.
ENA	16	I	Enable input for BuckA (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 $\mu$ A of current.
ENB	17	I	Enable input for BuckB (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 $\mu$ A of current.
EXTSUP	37	I	One can use EXTSUP to supply the VREG regulator from one of the TPS43350-Q1 or TPS43351-Q1 buck regulator rails to reduce power dissipation in cases where there is an expectation of high VIN. If EXTSUP is unused, leave the pin open without a capacitor installed.
FBA	12	I	Feedback voltage pin for BuckA. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.
FBB	27	I	Feedback voltage pin for BuckB. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.

**PIN FUNCTIONS (continued)**

NAME	NO.	I/O	DESCRIPTION
GA1	6	O	This output can drive the external high-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. The gate-drive reference is to a floating ground provided by PHA that has a voltage swing provided by CBA.
GA2	8	O	This output can drive the external low-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GB1	33	O	This output can drive the external high-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. The gate drive reference is to a floating ground provided by PHB that has a voltage swing provided by CBB.
GB2	31	O	This output can drive the external low-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GC2	4	O	This pin makes a floating output drive available to control the external P-channel MOSFET. This MOSFET can bypass the boost rectifier diode or a reverse-protection diode when the boost is not switching or if boost is disabled, and thus reduce power losses.
NC	2, 3, 18, 36	–	No connection
PGNDA	9	O	Power ground connection to the source of the low-side N-channel MOSFETs of BuckA.
PGNDB	30	O	Power ground connection to the source of the low-side N-channel MOSFETs of BuckB
PGA	15	O	Open-drain power-good indicator pin for BuckA. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value.
PGB	24	O	Open-drain power-good indicator pin for BuckB. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value.
PHA	7	O	Switching terminal of buck regulator BuckA, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.
PHB	32	O	Switching terminal of buck regulator BuckB, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.
RT	22	O	Connecting a resistor to ground on this pin sets the operational switching frequency of the buck and boost controllers. A short circuit to ground on this pin defaults operation to 400 kHz for the buck controllers and 200 kHz for the boost controller.
SA1	10	I	High-impedance differential-voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and $V_{IN}$ . (SA1 positive node, SA2 negative node).
SA2	11	I	
SB1	29	I	High-impedance differential voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and $V_{IN}$ . (SB1 positive node, SB2 negative node).
SB2	28	I	
SSA	14	O	Soft-start or tracking input for buck controller BuckA. The buck controller regulates the FBA voltage to the lower of 0.8 V or the SSA pin voltage. An internal pullup current source of 1 $\mu$ A is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply can provide a tracking input to this pin.
SSB	25	O	Soft-start or tracking input for buck controller BuckB. The buck controller regulates the FBB voltage to the lower of 0.8 V or the SSB pin voltage. An internal pullup current source of 1 $\mu$ A is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply can provide a tracking input to this pin.
SYNC	20	I	If an external clock is present on this pin, the device detects it, and the internal PLL locks on to the external clock. This overrides the internal oscillator frequency. The device can synchronize to frequencies from 150 kHz to 600 kHz. A high logic level on this pin ensures forced continuous-mode operation of the buck controllers and inhibits transition to low-power mode. An open or low allows discontinuous-mode operation and entry into low-power mode at light loads. On the TPS43351-Q1, a high level enables frequency-hopping spread spectrum, whereas an open or a low level disables it.
VBAT	1	I	Supply pin
VIN	38	I	Main input pin. This is the buck controller input pin. Additionally, it powers the internal control circuits of the device.
VREG	35	O	The device requires an external capacitor on this pin to provide a regulated supply for the gate drivers of the buck and boost controllers. TI recommends capacitance on the order of 4.7 $\mu$ F. The regulator obtain its power from either or EXTSUP. This pin has current-limit protection; do not use it to drive any other loads.










Figure 2. Functional Block Diagram

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

## DETAILED DESCRIPTION

### BUCK CONTROLLERS: NORMAL MODE PWM OPERATION

#### Frequency Selection and External Synchronization

The buck controllers operate using constant-frequency peak-current mode control for optimal transient behavior and ease of component choices. The switching frequency is programmable between 150 kHz and 600 kHz, depending upon the resistor value at the RT pin. A short circuit to ground at this pin sets the default switching frequency to 400 kHz. Using a resistor at RT, one can set another frequency according to the formula:

$$f_{\text{sw}} = \frac{X}{RT} \quad (X = 24 \text{ k}\Omega \times \text{MHz})$$

$$f_{\text{sw}} = 24 \times \frac{10^9}{RT}$$

For example,

600 kHz requires 40 k $\Omega$

150 kHz requires 160 k $\Omega$

It is also possible to synchronize to an external clock at the SYNC pin in the same frequency range of 150 kHz to 600 kHz. The device detects clock pulses at this pin, and an internal PLL locks on to the external clock within the specified range. The device can also detect a loss of clock at this pin, and on detection of this condition, the device sets the switching frequency to the internal oscillator. The two buck controllers operate at identical switching frequencies, 180 degrees out of phase.

#### Enable Inputs

Independent enable inputs from the ENA and ENB pins enable the buck controllers. These are high-voltage pins, with a threshold of 1.7 V for the high level, and with direct connection to the battery permissible for self-bias. The low threshold is 0.7 V. Both these pins have internal pullup currents of 0.5  $\mu\text{A}$  (typical). As a result, an open circuit on these pins enables the respective buck controllers. But with both buck controllers disabled, the device shuts down and consumes a current less than 4  $\mu\text{A}$ .

#### Feedback Inputs

The right resistor feedback divider network connected to the FBx (feedback) pins sets the output voltage. Choose this network such that the regulated voltage at the FBx pin equals 0.8 V. The FBx pins have a 100-nA pullup current source as a protection feature in case the pins open up as a result of physical damage.

#### Soft-Start Inputs

In order to avoid large inrush currents, the buck controllers have independent programmable soft-start timers. The voltage at the SSx pins acts as the soft-start reference voltage. The 1- $\mu\text{A}$  pullup current available at the SSx pins, in combination with a suitably chosen capacitor, generates a ramp of the desired soft-start speed. After start-up, the pullup current ensures that this node is higher than the internal reference of 0.8 V, which then becomes the reference for the buck controllers. The following equation calculates the soft-start ramp time:

$$C_{\text{SS}} = \frac{I_{\text{SS}} \times \Delta t}{\Delta V} \quad (\text{Farads})$$

where,

$I_{\text{SS}} = 1 \mu\text{A}$  (typical)

$\Delta V = 0.8 \text{ V}$

$C_{\text{SS}}$  is the required capacitor for  $\Delta t$ , the desired soft-start time.

An alternative use of the soft-start pins is as tracking inputs. In this case, connect them to the supply to be tracked via a suitable resistor-divider network.

## Current-Mode Operation

Peak-current-mode control regulates the peak current through the inductor to maintain the output voltage at its set value. The error between the feedback voltage at FBx and the internal reference produces a signal at the output of the error amplifier (COMPx) which serves as a target for the peak inductor current. The device senses the current through the inductor as a differential voltage at Sx1–Sx2 and compares voltage with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at FBx, causing COMPx to fall or rise respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. This process maintains the output voltage in regulation.

The top N-channel MOSFET turns on at the beginning of each clock cycle and stays on until the inductor current reaches its peak value. Once this MOSFET turns off, and after a small delay (shoot-through delay) the lower N-channel MOSFET turns on until the start of the next clock cycle. In dropout operation, the high-side MOSFET stays on continuously. In every fourth clock cycle, there is a limit on the duty cycle of 95% in order to charge the bootstrap capacitor at CBx. This allows a maximum duty cycle of 98.75% for the buck regulators. During dropout, the buck regulator switches at one-fourth of its normal frequency.

## Current Sensing and Current Limit With Foldback

Clamping of the maximum value of COMPx is such as to limit the maximum current through the inductor to a specified value. When the output of the buck regulator (and hence the feedback value at FBx) falls to a low value due to a short-circuit or overcurrent condition, the clamped voltage at COMPx successively decreases, thus providing current foldback protection. This protects the high-side external MOSFET from excess current (forward-direction current limit).

Similarly, if a fault condition shorts the output to a high voltage and the low-side MOSFET turns fully on, the COMPx node drops low. A clamp is on its lower end as well, in order to limit the maximum current in the low-side MOSFET (reverse-direction current limit).

An external resistor senses the current through the inductor. Choose the sense resistor such that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This specified value is for low duty cycles only. At typical duty-cycle conditions around 40% (assuming 5-V output and 12-V input), 50 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics provide a guide for using the correct current-limit sense voltage.

The current-sense pins Sx1 and Sx2 are high-impedance pins with low leakage across the entire output range. This allows DCR current sensing using the dc resistance of the inductor for higher efficiency. Figure 15 shows DCR sensing. Here, the series resistance (DCR) of the inductor is the sense element. Place the filter components close to the device for noise immunity. Remember that while the DCR sensing gives high efficiency, it is inaccurate due to the temperature sensitivity and a wide variation of the parasitic inductor series resistance. Hence, it may often be advantageous to use the more-accurate sense resistor for current sensing.




Figure 15. DCR Sensing Configuration

## Slope Compensation

Optimal slope compensation, which is adaptive to changes in input voltage and duty cycle, allows stable operation at all conditions. For optimal performance of this circuit, choose the inductor and sense resistor according to the following:

$$\frac{L \times f_{sw}}{R_S} = 200$$

where

L is the buck regulator inductor in henries.

R<sub>S</sub> is the sense resistor in ohms.

f<sub>sw</sub> is the buck-regulator switching frequency in hertz.

## Power-Good Outputs and Filter Delays

Each buck controller has an independent power-good comparator monitoring the feedback voltage at the FBx pins and indicating whether the output voltage has fallen below a specified power-good threshold. This threshold has a typical value of 93% of the regulated output voltage. The power-good indicator is available as an open-drain output at the PGx pins. An internal 50-kΩ pullup resistor to Sx2 is available, or use of an external resistor is possible. Shutdown of a buck controller causes an internal pulldown of the power-good indicator. Connecting the pullup resistor to a rail other than the output of that particular buck channel causes a constant current flow through the resistor when the buck controller is in the powered-down state.

In order to avoid triggering the power-good indicators due to noise or fast transients on the output voltage, the device uses an internal delay circuit for de-glitching. Similarly, when the output voltage returns to its set value after a long negative transient, assertion of the power-good indicator (release of the open-drain pin) occurs after the same delay. Use of this delay can pause the reset of circuits powered from the buck regulator rail. Program the duration of the delay of by using a suitable capacitor at the DLYAB pin according to the equation:

$$\frac{t_{DELAY}}{C_{DLYAB}} = \frac{1 \text{ ms}}{1 \text{ nF}}$$

When the DLYAB pin is open, the delay setting is for a default value of 20 μs typical. The power-good delay timing is common to both the buck rails, but the power-good comparators and indicators function independently.

## Light-Load PFM Mode

An external clock or a high level on the SYNC pin results in forced continuous-mode operation of the bucks. An open or low on the SYNC pin allows the buck controllers to operate in discontinuous mode at light loads by turning off the low-side MOSFET on detection of a zero-crossing in the inductor current.

In discontinuous mode, as the load decreases, the duration when both the high-side and low-side MOSFETs turn off increases (deep discontinuous mode). In case the duration exceeds 60% of the clock period and VBAT > 8 V, the buck controller switches to a low-power operation mode. The design ensures that this typically occurs at 1% of the set full-load current if the inductor and the sense resistor have been chosen appropriately as recommended in the [Slope Compensation](#) section.

In low-power PFM mode, the buck monitors the FBx voltage and compares it with the 0.8-V internal reference. Whenever the FBx value falls below the reference, the high-side MOSFET turns on for a pulse duration inversely proportional to the difference – Sx2. At the end of this on-time, the high-side MOSFET turns off and the current in the inductor decays until it becomes zero. The low-side MOSFET does not turn on. The next pulse occurs the next time FBx falls below the reference value. This results in a constant volt-second t<sub>on</sub> hysteretic operation with a total device quiescent current consumption of 30 μA when a single buck channel is active and 35 μA when both channels are active.

As the load increases, the pulses become more and more frequent and move closer to each other until the current in the inductor becomes continuous. At this point, the buck controller returns to normal fixed-frequency current-mode control. Another criterion to exit the low-power mode is when VIN falls low enough to require higher than 80% duty cycle of the high-side MOSFET.

The TPS43350-Q1 and TPS43351-Q1 can support the full current load during low-power mode until the transition to normal mode takes place. The design ensures that exit of the low-power mode occurs at 10% (typical) of full-load current if the selection of inductor and sense resistor is as recommended. Moreover, there is always a hysteresis between the entry and exit thresholds to avoid oscillating between the two modes.

In the event that both buck controllers are active, low-power mode is only possible when both buck controllers have light loads that are low enough for low-power-mode entry.

### Frequency-Hopping Spread Spectrum (TPS43351-Q1 Only)

The TPS43351-Q1 features a frequency-hopping pseudo-random spectrum spreading architecture. On this device, whenever the SYNC pin is high, the internal oscillator frequency varies from one cycle to the next within a band of  $\pm 5\%$  around the value programmed by the resistor at the RT pin. The implementation uses a linear feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is long enough to make the hops pseudo-random in nature and is designed in such a way that the frequency shifts only by one step at each cycle to avoid large jumps in the buck switching frequencies.

**Table 1. Frequency Hopping Control**

SYNC TERMINAL	FREQUENCY SPREAD SPECTRUM (FSS)	COMMENTS
External clock	Not active	Device in forced continuous mode, internal PLL locks into external clock between 150 kHz and 600 kHz.
Low or open	Not active	Device can enter discontinuous mode. Automatic LPM entry and exit, depending on load conditions
High	TPS43350-Q1: FSS not active	Device in forced continuous mode
	TPS43351-Q1: FSS active	

**Table 2. Mode of Operation**

ENABLE AND INHIBIT PINS			BUCK CONTROLLER STATUS	DEVICE STATUS	QUIESCENT CURRENT
ENA	ENB	SYNC			
Low	Low	X	Shutdown	Shutdown	Approximately 4 $\mu$ A
Low	High	Low	BuckB running	BuckB: LPM enabled	Approximately 30 $\mu$ A (light loads)
		High		BuckB: LPM inhibited	mA range
High	Low	Low	BuckA running	BuckA: LPM enabled	Approximately 30 $\mu$ A (light loads)
		High		BuckA: LPM inhibited	mA range
High	High	Low	BuckA and BuckB running	BuckA and BuckB: LPM enabled	Approximately 35 $\mu$ A (light loads)
		High		BuckA and BuckB: LPM inhibited	mA range

### Gate-Driver Supply (VREG, EXTSUP)

The gate-driver supplies of the buck and boost controllers are from an internal linear regulator whose output (5.8 V typical) is on the VREG pin and requires decoupling with a ceramic capacitor in the range of 3.3  $\mu$ F to 10  $\mu$ F. This pin has internal current-limit protection; do not use it to power any other circuits.

VIN powers the VREG linear regulator by default when the EXTSUP voltage is lower than 4.6 V (typical). In case VIN expected to go to high levels, there can be excessive power dissipation in this regulator, especially at high switching frequencies and when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, which can be connected to a supply lower than  $V_{IN}$  but high enough to provide the gate drive. When the voltage on EXTSUP is greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input, to provide this advantage. Efficiency improvements are possible when using one of the switching regulator rails from the TPS4335x-Q1 or any other voltage available in the system to power EXTSUP. The maximum voltage for application to EXTSUP is 9 V.




Figure 16. Internal Gate-Driver Supply

Using a voltage above 5.8 V (sourced by VIN) for EXTSUP is advantageous, as it provides a large gate drive and hence better on-resistance of the external MOSFETs. When using EXTSUP, always keep the buck rail supplying EXTSUP enabled. Alternatively, if it is necessary to switch off the buck rail supplying EXTSUP, place a diode between the buck rail and EXTSUP. During low-power mode, the EXTSUP functionality is not available. The internal regulator operates as a shunt regulator powered from VIN and has a typical value of 7.5 V. Current-limit protection for VREG is available in low-power mode as well. If EXTSUP is unused, leave the pin open without a capacitor installed.

### External P-Channel Drive (GC2) and Reverse-Battery Protection

The TPS4335x-Q1 includes a gate driver for an external P-channel MOSFET which can be connected across the reverse-battery diode. This is useful to reduce power losses and the voltage drop over a typical diode. The gate driver provides a swing of 6 V typical below the  $V_{IN}$  voltage in order to drive a P-channel MOSFET.




Figure 17. Reverse-Battery Protection Option

### Undervoltage Lockout and Overvoltage Protection

The TPS4335x-Q1 starts up at a  $V_{IN}$  voltage of 6.5 V (minimum), required for the internal supply (VREG). Once it has started up, the device operates down to a  $V_{IN}$  voltage of 3.6 V; below this voltage level, the undervoltage lockout disables the device. Note: if  $V_{IN}$  drops,  $V_{REG}$  drops as well; hence, the gate-drive voltage decreases, whereas the digital logic is fully functional. A voltage of 46 V at  $V_{IN}$  triggers the overvoltage comparator, which shuts down the device. In order to prevent transient spikes from shutting down the device, under- and overvoltage protection have filter times of 5  $\mu$ s (typical).

When the voltages return to the normal operating region, the enabled switching regulators start including a new soft-start ramp for the buck regulators.

### Thermal Protection

The TPS4335x-Q1 protects itself from overheating using an internal thermal shutdown circuit. If the die temperature exceeds the thermal shutdown threshold of 165°C due to excessive power dissipation (for example, due to fault conditions such as a short circuit at the gate drivers or VREG), the controllers turn off and then restart when the temperature has fallen by 15°C.

## APPLICATION INFORMATION

The following example illustrates the design process and component selection for the TPS43350-Q1. [Table 3](#) lists the design-goal parameters.

**Table 3. Application Example**

PARAMETER	V <sub>BuckA</sub>	V <sub>BuckB</sub>
Input voltage	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	V <sub>IN</sub> = 6 V to 30 V 12 V - typical
Output voltage, V <sub>OUTx</sub>	5 V	3.3 V
Maximum output current, I <sub>OUTx</sub>	3 A	2 A
Load step output tolerance, ΔV <sub>OUT</sub> + ΔV <sub>OUT(Ripple)</sub>	±0.2 V	±0.12 V
Current output load step, ΔI <sub>OUTx</sub>	0.1 A to 3 A	0.1 A to 2 A
Converter switching frequency, f <sub>SW</sub>	400 kHz	400 kHz

This is a starting point, and theoretical representation of the values to be used for the application; improving the performance of the device may require further optimization of the derived components.

### BuckA Component Selection

#### Minimum ON Time, t<sub>ON min</sub>

$$t_{ON\min} = \frac{V_{OUTA}}{V_{IN\max} \times f_{SW}} = \frac{5\text{ V}}{30\text{ V} \times 400\text{ kHz}} = 416\text{ ns}$$

This is higher than the minimum on-time specified (100 ns typical). Hence, the minimum duty cycle is achievable at this frequency.

### Current-Sense Resistor $R_{SENSE}$

Based on the typical characteristics for  $V_{SENSE}$  limit with  $V_{IN}$  versus duty cycle, the sense limit is approximately 65 mV (at  $V_{IN} = 12$  V and duty cycle of  $5$  V /  $12$  V = 0.416). Allowing for tolerances and ripple currents, choose  $V_{SENSE}$  with a maximum of 50 mV.

$$R_{SENSE} = \frac{50 \text{ mV}}{3 \text{ A}} = 17 \text{ m}\Omega$$

Select 15 m $\Omega$ .

### Inductor Selection L

As explained in the description of the buck controllers, for optimal slope compensation and loop response, the inductor should be chosen such that:

$$L = K_{FLR} \times \frac{R_{SENSE}}{f_{SW}} = 200 \times \frac{15 \text{ m}\Omega}{400 \text{ kHz}} = 7.5 \text{ }\mu\text{H}$$

$K_{FLR}$  = Coil selection constant = 200

Choose a standard value of 8.2  $\mu$ H. For the buck converter, the inductor saturation currents and core should be chosen to sustain the maximum currents.

### Inductor Ripple Current $I_{RIPPLE}$

At nominal input voltage of 12 V, this inductor value causes a ripple current of 30% of  $I_{O \text{ max}} \approx 1$  A.

### Output Capacitor $C_{OUTA}$

Select an output capacitance  $C_{OUTA}$  of 100  $\mu$ F with low ESR in the range of 10 m $\Omega$ . This gives  $\Delta V_{O(Ripple)} \approx 15$  mV and  $\Delta V$  drop of  $\approx 180$  mV during a load step, which does not trigger the power-good comparator and is within the required limits.

$$C_{OUTA} \approx \frac{2 \times \Delta I_{OUTA}}{f_{SW} \times \Delta V_{OUTA}} = \frac{2 \times 2.9 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 72.5 \text{ }\mu\text{F}$$

$$V_{OUTA(Ripple)} = \frac{I_{OUTA(Ripple)}}{8 \times f_{SW} \times C_{OUTA}} + I_{OUTA(Ripple)} \times ESR = \frac{1 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 1 \text{ A} \times 10 \text{ m}\Omega = 13.1 \text{ mV}$$

$$\Delta V_{OUTA} = \frac{\Delta I_{OUTA}}{4 \times f_C \times C_{OUTA}} + \Delta I_{OUTA} \times ESR = \frac{2.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 2.9 \text{ A} \times 10 \text{ m}\Omega = 174 \text{ mV}$$

### Bandwidth of Buck Converter $f_C$

Use the following guidelines to set frequency poles, zeroes and crossover values for a tradeoff between stability and transient response.

- Crossover frequency  $f_C$  between  $f_{SW} / 6$  and  $f_{SW} / 10$ . Assume  $f_C = 50$  kHz.
- Select the zero  $f_z \approx f_C / 10$ .
- Make the second pole  $f_{P2} \approx f_{SW} / 2$ .

## Selection of Components for Type II Compensation




Figure 18. Buck Compensation Components

$$R3 = \frac{2\pi \times f_C \times V_{OUT} \times C_{OUTx}}{G_{m_{BUCK}} \times K_{CFB} \times V_{REF}} = \frac{2\pi \times 50 \text{ kHz} \times 5 \text{ V} \times 100\mu\text{F}}{G_{m_{BUCK}} \times K_{CFB} \times V_{REF}} = 23.57 \text{ k}\Omega$$

Use the standard value of  $R3 = 24 \text{ k}\Omega$ ,

Where  $V_{OUT} = 5 \text{ V}$ ,  $C_{OUTx} = 100 \mu\text{F}$ ,  $G_{m_{BUCK}} = 1 \text{ mS}$ ,  $V_{REF} = 0.8 \text{ V}$

$K_{CFB} = 0.125 / R_{SENSE} = 8.33 \text{ S}$  (0.125 is an internal constant)

$$C1 = \frac{10}{2\pi \times R3 \times f_C} = \frac{10}{2\pi \times 24 \text{ k}\Omega \times 50 \text{ kHz}} = 1.33 \text{ nF}$$

Use the standard value of  $1.5 \text{ nF}$ .

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \left( \frac{f_{SW}}{2} \right) - 1} = \frac{1.5 \text{ nF}}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF} \left( \frac{400 \text{ kHz}}{2} \right) - 1} = 33 \text{ pF}$$

The resulting bandwidth of buck converter,  $f_C$

$$f_C = \frac{G_{m_{BUCK}} \times R3 \times K_{CFB}}{2\pi \times C_{OUTx}} \times \frac{V_{REF}}{V_{OUT}}$$

$$f_C = \frac{1 \text{ mS} \times 24 \text{ k}\Omega \times 8.33 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \mu\text{F} \times 5 \text{ V}} = 50.9 \text{ kHz}$$

This is close to the target bandwidth of  $50 \text{ kHz}$ .

The resulting zero frequency  $f_{Z1}$

$$f_{Z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF}} = 4.42 \text{ kHz}$$

This is close to the  $f_C / 10$  guideline of  $5 \text{ kHz}$ .

The second pole frequency  $f_{P2}$

$$f_{P2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 33 \text{ pF}} = 201 \text{ kHz}$$

This is close to the  $f_{SW} / 2$  guideline of  $200 \text{ kHz}$ . Hence, the design satisfies all requirements for a good loop.

### Resistor Divider Selection for Setting $V_{OUTA}$ Voltage

$$\beta = \frac{V_{REF}}{V_{OUTA}} = \frac{0.8 \text{ V}}{5 \text{ V}} = 0.16$$

Choose the divider current through R1 and R2 to be 50  $\mu\text{A}$ . Then

$$R1 + R2 = \frac{5 \text{ V}}{50 \mu\text{A}} = 66 \text{ k}\Omega$$

and

$$\frac{R2}{R1 + R2} = 0.16$$

Therefore,  $R2 = 16 \text{ k}\Omega$  and  $R1 = 84 \text{ k}\Omega$ .

### BuckB Component Selection

Using the same method as for  $V_{BuckA}$  produces the following parameters and components.

$$t_{ON \min} = \frac{V_{OUTB}}{V_{IN \max} \times f_{SW}} = \frac{5 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 416 \text{ ns}$$

This is higher than the minimum duty cycle specified (100 ns typical).

$$R_{SENSE} = \frac{60 \text{ mV}}{2 \text{ A}} = 30 \text{ m}\Omega$$

$$L = 200 \times \frac{30 \text{ m}\Omega}{400 \text{ kHz}} = 15 \mu\text{H}$$

$\Delta I_{\text{ripple}}$  current  $\approx 0.4 \text{ A}$  (approximately 20% of  $I_{OUT \max}$ )

Select an output capacitance  $C_O$  of 100  $\mu\text{F}$  with low ESR in the range of 10  $\text{m}\Omega$ . Assume  $f_C = 50 \text{ kHz}$ .

$$C_{OUTB} \approx \frac{2 \times \Delta I_{OUTB}}{f_{SW} \times \Delta V_{OUTB}} = \frac{2 \times 1.9 \text{ A}}{400 \text{ kHz} \times 0.12 \text{ V}} = 46 \mu\text{F}$$

$$V_{OUTB(\text{Ripple})} = \frac{I_{OUTB(\text{Ripple})}}{8 \times f_{SW} \times C_{OUTB}} + I_{OUTB(\text{Ripple})} \times \text{ESR} = \frac{0.4 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \mu\text{F}} + 0.4 \text{ A} \times 10 \text{ m}\Omega = 5.3 \text{ mV}$$

$$\Delta V_{OUTB} = \frac{\Delta I_{OUTB}}{4 \times f_C \times C_{OUTB}} + \Delta I_{OUTB} \times \text{ESR} = \frac{1.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \mu\text{F}} + 1.9 \text{ A} \times 10 \text{ m}\Omega = 114 \text{ mV}$$

$$R3 = \frac{2\pi \times f_C \times V_{OUTB} \times C_{OUTB}}{G_{mBUCK} \times K_{CFB} \times V_{REF}}$$

$$= \frac{2\pi \times 50 \text{ kHz} \times 3.3 \text{ V} \times 100 \mu\text{F}}{1 \text{ mS} \times 4.16 \text{ S} \times 0.8 \text{ V}} = 31 \text{ k}\Omega$$

Use the standard value of  $R3 = 30 \text{ k}\Omega$ .

$$C1 = \frac{10}{2\pi \times R3 \times f_C} = \frac{10}{2\pi \times 30 \text{ k}\Omega \times 50 \text{ kHz}} = 1.1 \text{ nF}$$

$$\begin{aligned}
 C2 &= \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{SW}}{2}\right) - 1} \\
 &= \frac{1.1 \text{ nF}}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF} \times \left(\frac{400 \text{ kHz}}{2}\right) - 1} = 27 \text{ pF} \\
 f_C &= \frac{Gm_{BUCK} \times R3 \times K_{CFB} \times V_{REF}}{2\pi \times C_{OUTB} \times V_{OUTB}} \\
 &= \frac{1 \text{ mS} \times 30 \text{ k}\Omega \times 4.16 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \text{ }\mu\text{F} \times 3.3 \text{ V}} = 48 \text{ kHz}
 \end{aligned}$$

This is close to the target bandwidth of 50 kHz.

#### The resulting zero frequency $f_{z1}$

$$f_{z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF}} = 4.8 \text{ kHz}$$

This is close to the  $f_C$  guideline of 5 kHz.

#### The second pole frequency $f_{p2}$

$$f_{p2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 27 \text{ pF}} = 196 \text{ kHz}$$

This is close to the  $f_{SW} / 2$  guideline of 200 kHz.

Hence, the design satisfies all requirements for a good loop.

#### Resistor Divider Selection for Setting $V_{OUT}$ Voltage

$$\beta = \frac{V_{REF}}{V_{OUT}} = \frac{0.8 \text{ V}}{3.3 \text{ V}} = 0.242$$

Choose the divider current through R1 and R2 to be 50  $\mu\text{A}$ . Then

$$R1 + R2 = \frac{3.3 \text{ V}}{50 \text{ }\mu\text{A}} = 66 \text{ k}\Omega$$

and

$$\frac{R2}{R1 + R2} = 0.242$$

Therefore,  $R2 = 16 \text{ k}\Omega$  and  $R1 = 50 \text{ k}\Omega$ .

## BuckX High-Side and Low-Side N-Channel MOSFETs

An internal supply, which is 5.8 V typical under normal operating conditions, provides the gate-drive supply for these MOSFETs. The output is a totem pole allowing full voltage drive of  $V_{REG}$  to the gate with peak output current of 1.5 A. The reference for the high-side MOSFET is a floating node at the phase terminal (PHx), and the reference for the low-side MOSFET is the power-ground (PGx) terminal. For a particular application, select these MOSFETs with consideration for the following parameters:  $r_{DS(on)}$ , gate charge  $Q_g$ , drain-to-source breakdown voltage  $BVDSS$ , maximum dc current  $IDC(max)$ , and thermal resistance for the package.

The times  $t_r$  and  $t_f$  denote the rising and falling times of the switching node and have a relationship to the gate-driver strength of the TPS43350x-Q1 and gate Miller capacitance of the MOSFET. The first term denotes the conduction losses, which are minimal when the on-resistance of the MOSFET is low. The second term denotes the transition losses, which arise due to the full application of the input voltage across the drain-source of the MOSFET as it turns on or off. They are lower at low currents and when the switching time is low.

$$P_{BuckTOPFET} = (I_{OUT})^2 \times r_{DS(on)}(1 + TC) \times D + \left( \frac{V_{IN} \times I_{OUT}}{2} \right) \times (t_r + t_f) \times f_{SW}$$

$$P_{BuckLOWEFET} = (I_{OUT})^2 \times r_{DS(on)}(1 + TC) \times (1 - D) + V_F \times I_{OUT} \times (2 \times t_d) \times f_{SW}$$

In addition, during dead time  $t_d$  when both the MOSFETs are off, the body diode of the low-side MOSFET conducts, increasing the losses. The second term in the foregoing equation denotes this. Using external Schottky diodes in parallel to the low-side MOSFETs of the buck converters helps to reduce this loss.


Note: The  $r_{DS(on)}$  has a positive temperature coefficient, and TC term for  $r_{DS(on)}$  accounts for that fact.  $TC = d \times \Delta T [^{\circ}C]$ . The temperature coefficient  $d$  is available as a normalized value from MOSFET data sheets and can be assumed to be 0.005 /  $^{\circ}C$  as a starting value.

**Schematic**

The following section summarizes the previously calculated example and gives schematic and component proposals. [Table 3](#).

**Table 4. Application Example**

PARAMETER	V <sub>BuckA</sub>	V <sub>BuckB</sub>
Input voltage	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	V <sub>IN</sub> = 6 V to 30 V 12 V - typical
Output voltage, V <sub>OUTx</sub>	5 V	3.3 V
Maximum output current, I <sub>O</sub>	3 A	2 A
Load step output tolerance, ΔV <sub>OUT</sub> + ΔV <sub>OUT(Ripple)</sub>	±0.2 V	±0.12 V
Current output load step, ΔI <sub>OUTx</sub>	0.1 A to 3 A	0.1 A to 2 A
Converter switching frequency, f <sub>SW</sub>	400 kHz	400 kHz



**Figure 19. Simplified Application Schematic Example**

**Table 5. Application Example – Component Proposals**

NAME	COMPONENT PROPOSAL	VALUE
L1	MSS1278T-822ML (Coilcraft)	8.2 µH
L2	MSS1278T-153ML (Coilcraft)	15 µH
D1	SK103 (Micro Commercial Components)	
SWRB	IRF7416 (International Rectifier)	
SWAH, SWAL, SWBH, SWBL	Si4840DY-T1-E3 (Vishay)	
C <sub>OUTA</sub> , C <sub>OUTB</sub>	ECASD91A107M010K00 (Murata)	100 µF
C <sub>IN</sub>	EEEFK1V331P (Panasonic)	330 µF

## Power Dissipation Derating Profile, 38-Pin HTTSOP PowerPAD Package




Figure 20. Power Dissipation Derating Profile Based on High-K JEDEC PCB

## PCB Layout Guidelines

### Grounding and PCB Circuit Layout Considerations


#### Buck Converter

1. Connect the drain of SWAH and SWBH MOSFETs together with the positive terminal of the input capacitor  $C_{OUTA}$ . The trace length between these terminals should be short.
2. Connect a local decoupling capacitor between the drain of SWxH and source of SWxL.
3. The Kelvin-current sensing for the shunt resistor should have traces with minimum spacing, routed in parallel with each other. Place any filtering capacitors for noise near the IC pins.
4. The resistor divider for sensing output voltage connects between the positive terminal of the respective output capacitor and  $C_{OUTA}$  or  $C_{OUTB}$  and the IC signal ground. Do not locate these components and their traces near any switching nodes or high-current traces.

#### Other Considerations

1. Short PGNDx and AGND to the thermal pad. Use a star ground configuration if connecting to a nonground plane system. Use tie-ins for the EXTSUP capacitor, compensation-network ground, and voltage-sense feedback-ground networks to this star ground.
2. Connect a compensation network between the compensation pins and IC signal ground. Connect the oscillator resistor (frequency setting) between the RT pin and IC signal ground. Do not locate these sensitive circuits near the dv/dt nodes; these include the gate-drive outputs and phase pins.
3. Reduce the surface area of the high-current-carrying loops to a minimum by ensuring optimal component placement. Ensure the bypass capacitors are located as close as possible to their respective power and ground pins.

PCB Layout



## REVISION HISTORY

<b>Changes from Revision C (September 2012) to Revision D</b>	<b>Page</b>
• Deleted Ordering Information table .....	2
• Revised Absolute Maximum Ratings table .....	2
• Changed pinout diagram .....	7
<b>Changes from Revision B (June 2011) to Revision C</b>	
• Corrected AEC specification in ESD ratings .....	2
• Multiple changes throughout Electrical Characteristics table .....	4
• Changed input-voltage value for pins ENA and ENB .....	7
• Added a sentence to EXTSUP pin description .....	7
• Changed upper threshold voltage for ENx pins to 1.7 V .....	12
• Text deletion from second paragraph of Light-Load PFM Mode section .....	14
• Changed value of gate-driver decoupling capacitor .....	15
• Added upper voltage limit for EXTSUP pin .....	15
• Replaced paragraphs following the figure at end of Gate-Driver Supply section .....	16
• Clarified parameter definition in Application Example table .....	17
• Added equations for Output Capacitor $C_{OUTA}$ section .....	18
• Added equations for BuckB Component Selection section .....	20
• Changed peak output current in BuckX High-Side and Low-Side N-Channel MOSFETs section .....	22
• Clarified parameter description in Application Example table .....	23
• Revised diagram of Simplified Application Schematic Example .....	23

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS43350QDAPRQ1	ACTIVE	HTSSOP	DAP	38	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43350Q1	<a href="#">Samples</a>
TPS43351QDAPRQ1	ACTIVE	HTSSOP	DAP	38	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43351Q1	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43350QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
TPS43351QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS43350QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0
TPS43351QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0

# MECHANICAL DATA

DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- ⚠ Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA

DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View  
Exposed Thermal Pad Dimensions


4206319-9/M 09/13

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

# LAND PATTERN DATA

## DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司