

LM25575 42V、1.5A 降压开关稳压器

1 特性

- 集成 42V、330mΩ N 沟道 MOSFET
- 6V 至 42V 的超宽输入电压范围
- 低至 1.225V 的可调节输出电压
- 1.5% 反馈基准精度
- 可使用单个电阻器在 50kHz 至 1MHz 之间调节工作频率
- 主从频率同步
- 可调节软启动
- 仿真的电流模式控制架构
- 宽带宽误差放大器
- 内置保护
- HTSSOP-16EP（外露焊盘）
- 使用 LM25575 并借助 [WEBENCH®](#) 电源设计器创建定制设计

2 应用

- 工业

3 说明

LM25575 是一款易于使用的降压稳压器，借助该器件，设计工程师可使用最少组件设计和优化可靠的电源。LM25575 的工作输入电压范围为 6V 至 42V，并且集成有一个 330mΩ N 沟道 MOSFET，可提供 1.5A 的连续输出电流。该稳压器采用仿真的电流模式架构，兼具固有的线路稳定度、出色的负载瞬态响应以及简化的环路补偿特性，不存在电流模式稳压器中常会出现的低占空比限制。工作频率可在 50kHz 至 1MHz 范围内进行调节，从而实现尺寸和效率优化。为降低

EMI，LM(2)557x 系列的多款 IC 可通过频率同步引脚实现自同步或同步到外部时钟。LM25575 具备逐周期电流限制、短路保护、热关断以及远程关断等特性，从而确保稳健性。该器件采用功耗增强型 HTSSOP-16 封装，并且配有用于散热的裸露芯片连接焊盘。


LM25575 受整套的 [WEBENCH®](#) 在线设计工具支持。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
LM25575	HTSSOP (16)	5.00mm x 4.40mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化应用电路原理图



目录

1	特性	1	7.4	Device Functional Modes.....	10
2	应用	1	8	Application and Implementation	14
3	说明	1	8.1	Application Information.....	14
4	修订历史记录	2	8.2	Typical Application	21
5	Pin Configuration and Functions	3	9	Layout	22
6	Specifications	5	9.1	Layout Guidelines	22
6.1	Absolute Maximum Ratings	5	9.2	Layout Example	23
6.2	ESD Ratings	5	10	器件和文档支持	25
6.3	Recommended Operating Conditions.....	5	10.1	器件支持	25
6.4	Thermal Information	5	10.2	接收文档更新通知	25
6.5	Electrical Characteristics.....	6	10.3	社区资源	25
6.6	Typical Characteristics	7	10.4	商标	25
7	Detailed Description	9	10.5	静电放电警告	25
7.1	Overview	9	10.6	Glossary	25
7.2	Functional Block Diagram	9	11	机械、封装和可订购信息	25
7.3	Feature Description.....	9			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision F (February 2009) to Revision G	Page
• Changed layout of National Data Sheet to TI format	21

Changes from Revision G (April 2013) to Revision H	Page
• 已添加 添加了应用和实现 部分、器件信息 表、引脚配置 和功能 部分、ESD 额定值 表、热性能信息 表、特性 说明 部分、器件功能模式、器件和文档支持 部分以及机械、封装和可订购信息 部分。	1

5 Pin Configuration and Functions

PWP
16-Lead HTSSOP
Top View

1	VCC	BST	16
2	SD	PRE	15
3	VIN	SW	14
4	SYNC	IS	13
5	COMP	PGND	12
6	FB	OUT	11
7	RT	SS	10
8	RAMP	AGND	9

Pin Functions

NO.	Name	Description
1	VCC	Output of the bias regulator Vcc tracks Vin up to 9 V. Beyond 9 V, Vcc is regulated to 7 Volts. A 0.1 uF to 1 uF ceramic decoupling capacitor is required. An external voltage (7.5 V – 14 V) can be applied to this pin to reduce internal power dissipation.
2	SD	Shutdown or UVLO input If the SD pin voltage is below 0.7 V the regulator will be in a low power state. If the SD pin voltage is between 0.7 V and 1.225 V the regulator will be in standby mode. If the SD pin voltage is above 1.225 V the regulator will be operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5 µA pull-up current source configures the regulator fully operational.
3	VIN	Input supply voltage Nominal operating range: 6 V to 42 V
4	SYNC	Oscillator synchronization input or output The internal oscillator can be synchronized to an external clock with an external pull-down device. Multiple LM25575 devices can be synchronized together by connection of their SYNC pins.
5	COMP	Output of the internal error amplifier The loop compensation network should be connected between this pin and the FB pin.
6	FB	Feedback signal from the regulated output This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225 V.
7	RT	Internal oscillator frequency set input The internal oscillator is set with a single resistor, connected between this pin and the AGND pin.
8	RAMP	Ramp control signal An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control. Recommended capacitor range 50 pF to 2000 pF.
9	AGND	Analog ground Internal reference for the regulator control functions
10	SS	Soft-start An external capacitor and an internal 10 µA current source set the time constant for the rise of the error amp reference. The SS pin is held low during standby, Vcc UVLO and thermal shutdown.
11	OUT	Output voltage connection Connect directly to the regulated output voltage.
12	PGND	Power ground Low side reference for the PRE switch and the IS sense resistor.
13	IS	Current sense Current measurement connection for the re-circulating diode. An internal sense resistor and a sample/hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp.
14	SW	Switching node The source terminal of the internal buck switch. The SW pin should be connected to the external Schottky diode and to the buck inductor.

LM25575

ZHCS528H – JANUARY 2007 – REVISED AUGUST 2017

www.ti.com.cn**Pin Functions (continued)**

NO.	Name	Description
15	PRE	Pre-charge assist for the bootstrap capacitor This open drain output can be connected to SW pin to aid charging the bootstrap capacitor during very light load conditions or in applications where the output may be pre-charged before the LM25575 is enabled. An internal pre-charge MOSFET is turned on for 250 ns each cycle just prior to the on-time interval of the buck switch.
16	BST	Boost input for bootstrap capacitor An external capacitor is required between the BST and the SW pins. A 0.022 μ F ceramic capacitor is recommended. The capacitor is charged from Vcc via an internal diode during the off-time of the buck switch.
NA	EP	Exposed Pad Exposed metal pad on the underside of the device. It is recommended to connect this pad to the PWB ground plane, in order to aid in heat dissipation.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
V _{IN} to GND		45	V
BST to GND		60	V
PRE to GND		45	V
SW to GND (Steady State)		–1.5	V
BST to V _{CC}		45	V
SD, V _{CC} to GND		14	V
BST to SW		14	V
OUT to GND	Limited	V _{in}	V
SYNC, SS, FB, RAMP to GND		7	V
Storage temperature, T _{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

	VALUE	UNIT
V _(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2	kV

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

	MIN	MAX	UNIT
V _{IN}	6	42	V
T _J Operation junction temperature	–40	125	°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM25575	UNIT
		PWP (HTSSOP)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	14	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_J = 25^\circ\text{C}$, and $V_{IN} = 24\text{ V}$, $R_T = 32.4\text{ k}\Omega$ (unless otherwise noted).⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STARTUP REGULATOR						
VccReg	Vcc Regulator Output	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	6.85	7.15	7.45	V
	Vcc LDO Mode turn-off			9		V
	Vcc Current Limit	$V_{cc} = 0\text{ V}$		25		mA
VCC SUPPLY						
	Vcc UVLO Threshold	(Vcc increasing) $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	5.03	5.35	5.67	V
	Vcc Undervoltage Hysteresis			0.35		V
	Bias Current (Iin)	$FB = 1.3\text{ V}$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$		3.7	4.5	mA
	Shutdown Current (Iin)	$SD = 0\text{ V}$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$		48	70	μA
SHUTDOWN THRESHOLDS						
	Shutdown Threshold	(SD Increasing) $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	0.47	0.7	0.9	V
	Shutdown Hysteresis			0.1		V
	Standby Threshold	(Standby Increasing) $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	1.17	1.225	1.28	V
	Standby Hysteresis			0.1		V
	SD Pull-up Current Source			5		μA
SWITCH CHARACTERISTICS						
	Buck Switch Rds(on)	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$		330	660	m Ω
	BOOST UVLO			4		V
	BOOST UVLO Hysteresis			0.56		V
	Pre-charge Switch Rds(on)			70		Ω
	Pre-charge Switch on-time			250		ns
CURRENT LIMIT						
	Cycle by Cycle Current Limit	$RAMP = 0\text{ V}$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	1.8	2.1	2.5	A
	Cycle by Cycle Current Limit Delay	$RAMP = 2.5\text{ V}$		85		ns
SOFT-START						
	SS Current Source	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	7	10	14	μA
OSCILLATOR						
	Frequency1	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	180	200	220	kHz
	Frequency2	$R_T = 11\text{ k}\Omega$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	425	485	545	kHz
	SYNC Source Impedance			11		k Ω
	SYNC Sink Impedance			110		Ω
	SYNC Threshold (falling)			1.3		V
	SYNC Frequency	$R_T = 11\text{ k}\Omega$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	550			kHz
	SYNC Pulse Width Minimum	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	15			ns
RAMP GENERATOR						
	Ramp Current 1	$V_{in} = 36\text{ V}$, $V_{out} = 10\text{ V}$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	272	310	368	μA
	Ramp Current 2	$V_{in} = 10\text{ V}$, $V_{out} = 10\text{ V}$ $T_J = -40^\circ\text{C to } +125^\circ\text{C}$	36	50	64	μA
PWM COMPARATOR						
	Forced Off-time	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	416	500	575	ns
	Min On-time			80		ns
	COMP to PWM Comparator Offset			0.7		V

(1) Min and Max limits are 100% production tested at 25°C . Limits over the operating temperature range are assured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instruments' Average Outgoing Quality Level (AOQL).

Electrical Characteristics (continued)

at $T_J = 25^\circ\text{C}$, and $V_{IN} = 24\text{ V}$, $R_T = 32.4\text{ k}\Omega$ (unless otherwise noted).⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR AMPLIFIER						
Feedback Voltage	$V_{fb} = \text{COMP}$	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	1.207	1.225	1.243	V
FB Bias Current				17		nA
DC Gain				70		dB
COMP Sink / Source Current		$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	3			mA
Unity Gain Bandwidth				3		MHz
DIODE SENSE RESISTANCE						
D_{SENSE}				83		m Ω
THERMAL SHUTDOWN						
Tsd	Thermal Shutdown Threshold			165		$^\circ\text{C}$
	Thermal Shutdown Hysteresis			25		$^\circ\text{C}$

6.6 Typical Characteristics




Figure 1. Oscillator Frequency vs R_T




Figure 2. Soft Start Current vs Temperature




Figure 3. V_{CC} vs I_{CC}




Figure 4. V_{CC} vs V_{IN}

Typical Characteristics (continued)




Figure 5. Error Amplifier Gain and Phase




Figure 6. Demoboard Efficiency vs I_{OUT} and V_{IN}


7 Detailed Description

7.1 Overview

The LM25575 switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates a 42-V N-Channel buck switch with an output current capability of 1.5 Amps. The regulator control method is based on current mode control utilizing an emulated current ramp. Peak current mode control provides inherent line voltage feed-forward, cycle-by-cycle current limiting, and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. An oscillator synchronization pin allows multiple LM25575 regulators to self synchronize or be synchronized to an external clock. The output voltage can be set as low as 1.225 V. Fault protection features include, current limiting, thermal shutdown and remote shutdown capability. The device is available in the HTSSOP-16 package featuring an exposed pad to aid thermal dissipation.

The functional block diagram and typical application of the LM25575 are shown in [Functional Block Diagram](#). The LM25575 can be applied in numerous applications to efficiently step-down a high, unregulated input voltage. The device is well suited for telecom, industrial and automotive power bus voltage ranges.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 High Voltage Start-Up Regulator

The LM25575 contains a dual-mode internal high voltage startup regulator that provides the V_{CC} bias supply for the PWM controller and boot-strap MOSFET gate driver. The input pin (VIN) can be connected directly to the input voltage, as high as 42 Volts. For input voltages below 9 V, a low dropout switch connects V_{CC} directly to VIN. In this supply range, V_{CC} is approximately equal to VIN. For VIN voltage greater than 9 V, the low dropout switch is disabled and the V_{CC} regulator is enabled to maintain V_{CC} at approximately 7 V. The wide operating range of 6 V to 42 V is achieved through the use of this dual mode regulator.

Feature Description (continued)

The output of the Vcc regulator is current limited to 25 mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the Vcc UVLO threshold of 5.35 V and the SD pin is greater than 1.225 V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until Vcc falls below 5 V or the SD pin falls below 1.125 V.

An auxiliary supply voltage can be applied to the Vcc pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3 V, the internal regulator will essentially shut off, reducing the IC power dissipation. The Vcc regulator series pass transistor includes a diode between Vcc and Vin that should not be forward biased in normal operation. Therefore the auxiliary Vcc voltage should never exceed the Vin voltage.

In high voltage applications extra care should be taken to ensure the VIN pin does not exceed the absolute maximum voltage rating of 45 V. During line or load transients, voltage ringing on the Vin line that exceeds the Absolute Maximum Ratings can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.




Figure 7. Vin and Vcc Sequencing

7.4 Device Functional Modes

7.4.1 Shutdown and Stand-by Mode

The LM25575 contains a dual level Shutdown (SD) circuit. When the SD pin voltage is below 0.7 V, the regulator is in a low current shutdown mode. When the SD pin voltage is greater than 0.7 V but less than 1.225 V, the regulator is in standby mode. In standby mode the Vcc regulator is active but the output switch is disabled. When the SD pin voltage exceeds 1.225 V, the output switch is enabled and normal operation begins. An internal 5 μ A pull-up current source configures the regulator to be fully operational if the SD pin is left open.

An external set-point voltage divider from VIN to GND can be used to set the operational input range of the regulator. The divider must be designed such that the voltage at the SD pin will be greater than 1.225 V when Vin is in the desired operating range. The internal 5 μ A pull-up current source must be included in calculations of the external set-point divider. Hysteresis of 0.1 V is included for both the shutdown and standby thresholds. The SD pin is internally clamped with a 1 k Ω resistor and an 8 V zener clamp. The voltage at the SD pin should never exceed 14 V. If the voltage at the SD pin exceeds 8 V, the bias current will increase at a rate of 1 mA/V.

The SD pin can also be used to implement various remote enable and disable functions. Pulling the SD pin below the 0.7 V threshold totally disables the controller. If the SD pin voltage is above 1.225 V the regulator will be operational.

Device Functional Modes (continued)

7.4.2 Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.225 V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network, as illustrated in [Functional Block Diagram](#). This network creates a pole at DC, a zero and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

7.4.3 Ramp Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulsewidth. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling small pulsewidths and duty cycles is necessary for regulation. The LM25575 utilizes a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements; a sample and hold DC level and an emulated current ramp.




Figure 8. Composition of Current Sense Signal

The sample and hold DC level illustrated in [Figure 8](#) is derived from a measurement of the re-circulating Schottky diode anode current. The re-circulating diode anode should be connected to the IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample & hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the Vin and Vout voltages per [Equation 1](#):

$$I_{\text{RAMP}} = (10\mu \times (V_{\text{in}} - V_{\text{out}})) + 50\mu\text{A} \quad (1)$$

Device Functional Modes (continued)

Proper selection of the RAMP capacitor depends upon the selected value of the output inductor. The value of C_{RAMP} can be selected from: $C_{RAMP} = L \times 10^{-5}$, where L is the value of the output inductor in Henrys. With this value, the scale factor of the emulated current ramp will be approximately equal to the scale factor of the DC level sample and hold (1.0 V / A). The C_{RAMP} capacitor should be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

For duty cycles greater than 50%, peak current mode control circuits are subject to sub-harmonic oscillation. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 50 μ A of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some high output voltage, high duty cycle applications, additional slope may be required. In these applications, a pull-up resistor may be added between the V_{CC} and RAMP pins to increase the ramp slope compensation.

For $V_{OUT} > 7.5$ V:

Calculate optimal slope current, $I_{OS} = V_{OUT} \times 10 \mu\text{A/V}$.

For example, at $V_{OUT} = 10$ V, $I_{OS} = 100 \mu\text{A}$.

Install a resistor from the RAMP pin to V_{CC} :

$$R_{RAMP} = V_{CC} / (I_{OS} - 50 \mu\text{A})$$




Figure 9. R_{RAMP} to V_{CC} for $V_{OUT} > 7.5$ V

7.4.4 Maximum Duty Cycle and Input Drop-out Voltage

There is a forced off-time of 500 ns implemented each cycle to ensure sufficient time for the diode current to be sampled. This forced off-time limits the maximum duty cycle of the buck switch. The maximum duty cycle will vary with the operating frequency.

$$D_{MAX} = 1 - F_s \times 500 \text{ ns} \quad (2)$$

Where F_s is the oscillator frequency. Limiting the maximum duty cycle will raise the input dropout voltage. The input dropout voltage is the lowest input voltage required to maintain regulation of the output voltage. An approximation of the input dropout voltage is:

$$V_{in_{MIN}} = \frac{V_{out} + V_D}{1 - F_s \times 500 \text{ ns}} \quad (3)$$

Where V_D is the voltage drop across the re-circulatory diode. Operating at high switching frequency raises the minimum input voltage necessary to maintain regulation.

7.4.5 Current Limit

The LM25575 contains a unique current monitoring scheme for control and over-current protection. When set correctly, the emulated current sense signal provides a signal which is proportional to the buck switch current with a scale factor of 1.0 V / A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 2.1 V (2.1 A) the present current cycle is terminated (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage the switch current may overshoot due to the propagation delay of the current limit comparator. If an overshoot should occur, the diode current

Device Functional Modes (continued)

sampling circuit will detect the excess inductor current during the off-time of the buck switch. If the sample & hold DC level exceeds the 2.1 V current limit threshold, the buck switch will be disabled and skip pulses until the diode current sampling circuit detects the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is forced to decay following any current overshoot.

7.4.6 Soft-Start

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The internal soft-start current source, set to 10 μ A, gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the reference input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.

In the event a fault is detected (over-temperature, Vcc UVLO, SD) the soft-start capacitor will be discharged. When the fault condition is no longer present a new soft-start sequence will commence.

7.4.7 Boost Pin

The LM25575 integrates an N-Channel buck switch and associated floating high voltage level shift / gate driver. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. A 0.022 μ F ceramic capacitor, connected with short traces between the BST pin and SW pin, is recommended. During the off-time of the buck switch, the SW pin voltage is approximately -0.5 V and the bootstrap capacitor is charged from Vcc through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch will be forced off each cycle for 500ns to ensure that the bootstrap capacitor is recharged.

Under very light load conditions or when the output voltage is pre-charged, the SW voltage will not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW pin rises, the bootstrap capacitor will not receive sufficient voltage to operate the buck switch gate driver. For these applications, the PRE pin can be connected to the SW pin to pre-charge the bootstrap capacitor. The internal pre-charge MOSFET and diode connected between the PRE pin and PGND turns on each cycle for 250 ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current will flow through the pre-charge MOSFET/diode.

7.4.8 Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 External Components

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in [Table 1](#). The circuit shown in [Functional Block Diagram](#) is configured for the following specifications:

- $V_{OUT} = 5\text{ V}$
- $V_{IN} = 7\text{ V to } 42\text{ V}$
- $F_S = 300\text{ kHz}$
- Minimum load current (for CCM) = 200 mA
- Maximum load current = 1.5 A

8.1.2 R3 (R_T)

R_T sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 300 kHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of R_T for 300 kHz switching frequency can be calculated [Equation 4](#):

$$R_T = \frac{[(1 / 300 \times 10^3) - 580 \times 10^{-9}]}{135 \times 10^{-12}} \quad (4)$$

The nearest standard value of 21 k Ω was chosen for R_T .

Application Information (continued)

8.1.3 L1

The inductor value is determined based on the operating frequency, load current, ripple current, and the minimum and maximum input voltage ($V_{IN(min)}$, $V_{IN(max)}$).




Figure 10. Inductor Current Waveform

To keep the circuit in continuous conduction mode (CCM), the maximum ripple current I_{RIPPLE} should be less than twice the minimum load current, or 0.4 A p-p. Using this value of ripple current, the value of inductor (L1) is calculated using the following:

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{RIPPLE} \times F_S \times V_{IN(max)}} \quad (5)$$

$$L1 = \frac{5V \times (42V - 5V)}{0.4A \times 300 \text{ kHz} \times 42V} = 37 \mu\text{H} \quad (6)$$

This procedure provides a guide to select the value of L1. The nearest standard value (47μH) will be used. L1 must be rated for the peak current (I_{PK+}) to prevent saturation. During normal loading conditions, the peak current occurs at maximum load current plus maximum ripple. During an overload condition the peak current is limited to 2.1 A nominal (2.5 A maximum). The selected inductor (see [Table 1](#)) has a conservative 3.25 Amp saturation current rating. For this manufacturer, the saturation rating is defined as the current necessary for the inductance to reduce by 30%, at 20°C.

8.1.4 C3 (C_{RAMP})

With the inductor value selected, the value of C3 (C_{RAMP}) necessary for the emulation ramp circuit is:

$$C_{RAMP} = L \times 10^{-5} \quad (7)$$

Where L is in Henrys

With L1 selected for 47 μH the recommended value for C3 is 470 pF.

8.1.5 C9, C10

The output capacitors, C9 and C10, smooth the inductor ripple current and provide a source of charge for transient loading conditions. For this design a 10 μF ceramic capacitor and a 120 μF AL organic capacitor were selected. The ceramic capacitor provides ultra low ESR to reduce the output ripple voltage and noise spikes, while the AL capacitor provides a large bulk capacitance in a small volume for transient loading conditions. An approximation for the output ripple voltage is:

$$\Delta V_{OUT} = \Delta I_L \times \left(ESR + \frac{1}{8 \times F_S \times C_{OUT}} \right) \quad (8)$$

Application Information (continued)

8.1.6 D1

A Schottky type re-circulating diode is required for all LM25575 applications. Ultra-fast diodes are not recommended and may result in damage to the IC due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop are particularly important diode characteristics for high input voltage and low output voltage applications common to the LM25575. The reverse recovery characteristic determines how long the current surge lasts each cycle when the buck switch is turned on. The reverse recovery characteristics of Schottky diodes minimize the peak instantaneous power in the buck switch occurring during turn-on each cycle. The resulting switching losses of the buck switch are significantly reduced when using a Schottky diode. The reverse breakdown rating should be selected for the maximum V_{IN} , plus some safety margin.

The forward voltage drop has a significant impact on the conversion efficiency, especially for applications with a low output voltage. “Rated” current for diodes vary widely from various manufacturers. The worst case is to assume a short circuit load condition. In this case the diode will carry the output current almost continuously. For the LM25575 this current can be as high as 2.1 A. Assuming a worst case 1 V drop across the diode, the maximum diode power dissipation can be as high as 2.1 W. For the reference design a 60 V Schottky in a SMC package was selected.

8.1.7 C1, C2

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the VIN pin steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turn-off. The average current into VIN during the on-time is the load current. The input capacitance should be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is $I_{RMS} > I_{OUT} / 2$.

Quality ceramic capacitors with a low ESR should be selected for the input filter. To allow for capacitor tolerances and voltage effects, two 1.0 μF , 100 V ceramic capacitors will be used. If step input voltage transients are expected near the maximum rating of the LM25575, a careful evaluation of ringing and possible spikes at the device VIN pin should be completed. An additional damping network or input voltage clamp may be required in these cases.

8.1.8 C8

The capacitor at the VCC pin provides noise filtering and stability for the V_{CC} regulator. The recommended value of C8 should be no smaller than 0.1 μF , and should be a good quality, low ESR, ceramic capacitor. A value of 0.47 μF was selected for this design.

8.1.9 C7

The bootstrap capacitor between the BST and the SW pins supplies the gate current to charge the buck switch gate at turn-on. The recommended value of C7 is 0.022 μF , and should be a good quality, low ESR, ceramic capacitor.

8.1.10 C4

The capacitor at the SS pin determines the soft-start time, that is the time for the reference voltage and the output voltage, to reach the final regulated value. The time is determined from [Equation 9](#):

$$t_{ss} = \frac{C4 \times 1.225V}{10 \mu A} \quad (9)$$

For this application, a C4 value of 0.01 μF was chosen which corresponds to a soft-start time of 1 ms.

8.1.11 R5, R6

R5 and R6 set the output voltage level, the ratio of these resistors is calculated from [Equation 10](#):

$$R5/R6 = (V_{OUT} / 1.225V) - 1 \quad (10)$$

Application Information (continued)

For a 5 V output, the R5 and R6 ratio calculates to 3.082. The resistors should be chosen from standard value resistors, a good starting point is selection in the range of 1.0 kΩ - 10 kΩ. Values of 5.11 kΩ for R5, and 1.65 kΩ for R6 were selected.

8.1.12 R1, R2, C12

A voltage divider can be connected to the SD pin to set a minimum operating voltage $V_{IN(min)}$ for the regulator. If this feature is required, the easiest approach to select the divider resistor values is to select a value for R1 (between 10 kΩ and 100 kΩ recommended) then calculate R2 from [Equation 11](#):

$$R2 = 1.225 \times \left(\frac{R1}{V_{IN(min)} + (5 \times 10^{-6} \times R1) - 1.225} \right) \quad (11)$$

Capacitor C12 provides filtering for the divider. The voltage at the SD pin should never exceed 8 V, when using an external set-point divider it may be necessary to clamp the SD pin at high input voltage conditions. The reference design utilizes the full range of the LM25575 (6 V to 42 V); therefore these components can be omitted. With the SD pin open circuit the LM25575 responds once the Vcc UVLO threshold is satisfied.

8.1.13 R7, C11

A snubber network across the power diode reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. Voltage spikes beyond the rating of the LM25575 or the re-circulating diode can damage these devices. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. For the current levels typical for the LM25575 a resistor value between 5 Ω and 20 Ω is adequate. Increasing the value of the snubber capacitor results in more damping but higher losses. Select a minimum value of C11 that provides adequate damping of the SW pin waveform at high load.

8.1.14 R4, C5, C6

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components, R4 and C5. The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM25575 is as follows:

$$DC\ Gain_{(MOD)} = G_{m(MOD)} \times R_{LOAD} = 1 \times R_{LOAD} \quad (12)$$

The dominant low frequency pole of the modulator is determined by the load resistance (R_{LOAD}) and output capacitance (C_{OUT}). The corner frequency of this pole is as follows:

$$f_{p(MOD)} = 1 / (2\pi R_{LOAD} C_{OUT}) \quad (13)$$

For $R_{LOAD} = 5\Omega$ and $C_{OUT} = 130\mu F$ then $f_{p(MOD)} = 245Hz$

DC Gain_(MOD) = 1 × 5 = 14dB

For the design example of [Functional Block Diagram](#) the following modulator gain vs. frequency characteristic was measured as shown in [Figure 11](#).

Application Information (continued)




Figure 11. Gain and Phase of Modulator $R_{LOAD} = 5$ Ohms and $C_{OUT} = 130$ μ F

Components R4 and C5 configure the error amplifier as a type II configuration which has a pole at DC and a zero at $f_z = 1 / (2\pi R4 C5)$. The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

For the design example, a target loop bandwidth (crossover frequency) of 15 kHz was selected. The compensation network zero (f_z) should be selected at least an order of magnitude less than the target crossover frequency. This constrains the product of R4 and C5 for a desired compensation network zero $1 / (2\pi R4 C5)$ to be less than 2 kHz. Increasing R4, while proportionally decreasing C5, increases the error amp gain. Conversely, decreasing R4 while proportionally increasing C5, decreases the error amp gain. For the design example C5 was selected for 0.01 μ F and R4 was selected for 49.9 k Ω . These values configure the compensation network zero at 320 Hz. The error amp gain at frequencies greater than f_z is: R4 and R5, which is approximately 10 (20 dB).




Figure 12. Error Amplifier Gain and Phase

The overall loop can be predicted as the sum (in dB) of the modulator gain and the error amp gain.

Application Information (continued)




Figure 13. Overall Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response. C6 can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of C6 must be sufficiently small since the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by C6 is: $f_{p2} = f_z \times C5 / C6$.

8.1.15 Bias Power Dissipation Reduction

Buck regulators operating with high input voltage can dissipate an appreciable amount of power for the bias of the IC. The V_{CC} regulator must step-down the input voltage V_{IN} to a nominal V_{CC} level of 7 V. The large voltage drop across the V_{CC} regulator translates into a large power dissipation within the V_{CC} regulator. There are several techniques that can significantly reduce this bias regulator power dissipation. [Figure 14](#) and [Figure 15](#) depict two methods to bias the IC from the output voltage. In each case the internal V_{CC} regulator is used to initially bias the VCC pin. After the output voltage is established, the VCC pin potential is raised above the nominal 7 V regulation level, which effectively disables the internal V_{CC} regulator. The voltage applied to the VCC pin should never exceed 14 V. The V_{CC} voltage should never be larger than the V_{IN} voltage.

Application Information (continued)




Figure 14. VCC Bias From VOUT For 8 V < VOUT < 14 V





Figure 15. VCC Bias With Additional Winding on the Output Inductor

8.2 Typical Application

8.2.1 Typical Schematic for High Frequency (1 MHz) Application



8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM25574 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9 Layout

9.1 Layout Guidelines

9.1.1 PCB Layout and Thermal Considerations

The circuit in [Functional Block Diagram](#) serves as both a block diagram of the LM25575 and a typical application board schematic for the LM25575. In a buck regulator there are two loops where currents are switched very fast. The first loop starts from the input capacitors, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the regulator IS pins, to the diode anode, to the inductor and then out to the load. Minimizing the loop area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation. A ground plane in the PC board is recommended as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the regulator. Connect all of the low power ground connections (C_{SS} , R_T , C_{RAMP}) directly to the regulator AGND pin. Connect the AGND and PGND pins together through the topside copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane.

The two highest power dissipating components are the re-circulating diode and the LM25575 regulator IC. The easiest method to determine the power dissipated within the LM25575 is to measure the total conversion losses ($P_{in} - P_{out}$) then subtract the power losses in the Schottky diode, output inductor and snubber resistor. An approximation for the Schottky diode loss is $P = (1-D) \times I_{out} \times V_{fwd}$. An approximation for the output inductor power is $P = I_{OUT}^2 \times R \times 1.1$, where R is the DC resistance of the inductor and the 1.1 factor is an approximation for the AC losses. If a snubber is used, an approximation for the damping resistor power dissipation is $P = V_{in}^2 \times F_{sw} \times C_{snub}$, where F_{sw} is the switching frequency and C_{snub} is the snubber capacitor. The regulator has an exposed thermal pad to aid power dissipation. Adding several vias under the device to the ground plane will greatly reduce the regulator junction temperature. Selecting a diode with an exposed pad will aid the power dissipation of the diode.

The most significant variables that affect the power dissipated by the LM25575 are the output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The operating frequency of the LM25575 evaluation board has been designed for 300 kHz. When operating at 1.5 A output current with a 42 V input the power dissipation of the LM25575 regulator is approximately 0.9 W.

The junction-to-ambient thermal resistance of the LM25575 will vary with the application. The most significant variables are the area of copper in the PC board, the number of vias under the IC exposed pad and the amount of forced air cooling provided. Referring to the evaluation board artwork, the area under the LM25575 (component side) is covered with copper and there are 5 connection vias to the solder side ground plane. Additional vias under the IC will have diminishing value as more vias are added. The integrity of the solder connection from the IC exposed pad to the PC board is critical. Excessive voids will greatly diminish the thermal dissipation capacity. The junction-to-ambient thermal resistance of the LM25575 mounted in the evaluation board varies from 50°C/W with no airflow to 28°C/W with 900 LFM (Linear Feet per Minute). With a 25°C ambient temperature and no airflow, the predicted junction temperature for the LM25575 will be $25 + (50 \times 0.9) = 70^\circ\text{C}$. If the evaluation board is operated at 1.5 A output current, 70 V input voltage and high ambient temperature for a prolonged period of time the thermal shutdown protection within the IC may activate. The IC will turn off allowing the junction to cool, followed by restart with the soft-start capacitor reset to zero.

Table 1. 5V, 1.5A Demo Board Bill of Materials

ITEM		PART NUMBER	DESCRIPTION	VALUE
C	1	C3225X7R2A105M	CAPACITOR, CER, TDK	1μ, 100V
C	2	C3225X7R2A105M	CAPACITOR, CER, TDK	1μ, 100V
C	3	C0805A471K1GAC	CAPACITOR, CER, KEMET	470p, 100V
C	4	C2012X7R2A103K	CAPACITOR, CER, TDK	0.01μ, 100V
C	5	C2012X7R2A103K	CAPACITOR, CER, TDK	0.01μ, 100V
C	6	OPEN	NOT USED	
C	7	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022μ, 100V
C	8	C2012X7R1C474M	CAPACITOR, CER, TDK	0.47μ, 16V
C	9	C3225X7R1C106M	CAPACITOR, CER, TDK	10μ, 16V

Layout Guidelines (continued)

Table 1. 5V, 1.5A Demo Board Bill of Materials (continued)

ITEM		PART NUMBER	DESCRIPTION	VALUE
C	10	APXE6R3ARA121ME61G	CAPACITOR, AL, NIPPON	120 μ , 6.3V
C	11	C0805C331G1GAC	CAPACITOR, CER, KEMET	330p, 100V
C	12	OPEN	NOT USED	
D	1	CMSH3-60	DIODE, 60V, CENTRAL	
L	1	DR125-470	INDUCTOR, COOPER	47 μ H
R	1	OPEN	NOT USED	
R	2	OPEN	NOT USED	
R	3	CRCW08052102F	RESISTOR	21k Ω
R	4	CRCW08054992F	RESISTOR	49.9k Ω
R	5	CRCW08055111F	RESISTOR	5.11k Ω
R	6	CRCW08051651F	RESISTOR	1.65k Ω
R	7	CRCW2512100J	RESISTOR	10, 1W
U	1	LM25575	REGULATOR, TEXAS INSTRUMENTS	

9.2 Layout Example




Figure 16. Component Side




Figure 17. Solder Side

LM25575

ZHCS528H – JANUARY 2007 – REVISED AUGUST 2017

www.ti.com.cn

Layout Example (接下页)




Figure 18. Silkscreen

10 器件和文档支持

10.1 器件支持

10.1.1 开发支持

10.1.1.1 使用 **WEBENCH®** 工具创建定制设计

请单击[此处](#)，使用 LM25575 器件并借助 **WEBENCH®** 电源设计器创建定制设计。

1. 在开始阶段键入输出电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化关键设计参数，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 **WEBENCH** 工具的详细信息，请访问 www.ti.com/WEBENCH。

10.2 接收文档更新通知

要接收文档更新通知，请导航至 **Ti.com** 上的器件产品文件夹。单击右上角的[通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

10.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

11 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM25575MH	NRND	HTSSOP	PWP	16	92	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	L25575 MH	
LM25575MH/NOPB	ACTIVE	HTSSOP	PWP	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L25575 MH	Samples
LM25575MHX/NOPB	ACTIVE	HTSSOP	PWP	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L25575 MH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF LM25575 :

- Automotive : [LM25575-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2575MHX/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM25575MHX/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM25575MH	PWP	HTSSOP	16	92	495	8	2514.6	4.06
LM25575MH	PWP	HTSSOP	16	92	495	8	2514.6	4.06
LM25575MH/NOPB	PWP	HTSSOP	16	92	495	8	2514.6	4.06



PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4214868/A 02/2017

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present.

EXAMPLE BOARD LAYOUT


PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height


PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:10X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS
PADS 1-16

4214868/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.69 X 3.69
0.125	3.3 X 3.3 (SHOWN)
0.15	3.01 X 3.01
0.175	2.79 X 2.79

4214868/A 02/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司