











INA118

ZHCSJN1B - SEPTEMBER 2000 - REVISED APRIL 2019

INA118 低功耗精密仪表放大器

此器件的新版本现已上市: INA818

1 特性

- 此器件的新版本现已上市: INA818
- 低失调电压: 50μV, 最大值
- 低温漂: 0.5μV/°C, 最大值
- 低输入偏置电流: 5nA, 最大值
- 高 CMR: 110dB,最小值
- 输入保护电压可达 ±40V
- 宽电源电压范围: ±1.35V 至 ±18V
- 低静态电流: 350µA
- 封装: 8 引脚塑料 DIP, SO-8

2 应用

- 桥接放大器
- 热电偶放大器
- RTD 传感器放大器
- 医疗仪器
- 数据采集

3 说明

INA118 是一款低功耗通用仪表放大器,可提供出色的准确性。此器件采用多功能三级运算放大器设计,尺寸小巧,适用于多种应用。即使在高增益(G=100时为70kHz)情况下,电流反馈输入电路也可提供宽带宽。

可通过单个外部电阻器在 1 到 10000 范围内设置增益。内部输入保护可经受高达 ±40V 的电压且无损坏。

INA118 经过激光修整,具有低失调电压 ($50\mu V$)、低温漂 ($0.5\mu V$ /°C) 和高共模抑制(G=1000 时为 110dB)。INA118 采用低至 $\pm 1.35V$ 的电源电压,静态电流仅 $350\mu A$,因此非常适合电池供电系统。

INA118 采用 8 引脚塑料 DIP 和 SO-8 表面贴装式封装, 其额定温度范围为 -40°C 至 +85°C。


升级后的 INA818 在相同的静态电流下可提供更低的输入级失调电压(最大值 35μV)、更低的输入偏置电流(最大值 0.5nA)和更低的噪声 (8nV/√Hz)。请参阅器件比较表,以了解德州仪器 (TI) 提供的精密仪表放大器精选产品。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
INIA440	SOIC (8)	3.91mm × 4.90mm
INA118	PDIP (8)	6.35mm × 9.81mm

(1) 要了解所有可用封装,请参见数据表末尾的封装选项附录。

简化原理图





ZHCSJN1B-SEPTEMBER 2000-REVISED APRIL 2019

INA118

www.ti.com.cn

	E	录		
1 2 3 4 5 6 7	特性	9 10 11 12	Application and Implementation 9.1 Application Information 9.2 Typical Application Power Supply Recommendations 10.1 Low-Voltage Operation 10.2 Single-Supply Operation Layout 11.1 Layout Guidelines 11.2 Layout Example 器件和文档支持 12.1 器件支持 12.2 文档支持 12.3 社区资源 12.4 商标 12.5 静电放电警告 12.6 Glossary 机械、封装和可订购信息	

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision A (January 2016) to Revision B	Page
已添加 添加了关于升级后的新版本 INA818 的信息	1
Added Device Comparison Table	3
Changes from Original (September 2000) to Revision A	Page
• 添加了 <i>ESD</i> 额定值 表、特性 说明 部分、器件功能模式 部分、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分	1


5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA818	35-μV Offset, 0.4 μV/°C V _{OS} Drift, 8-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / \text{RG}$	1, 8
INA819	35-μV Offset, 0.4 μV/°C V _{OS} Drift, 8-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / \text{RG}$	2, 3
INA821	35-μV Offset, 0.4 μV/°C V _{OS} Drift, 7-nV/√Hz Noise, High-Bandwidth, Precision Instrumentation Amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50-μV Offset, 0.5 μV/°C V _{OS} Drift, 7-nV/ \sqrt{Hz} Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA333	25-μV V _{OS} , 0.1 μV/°C V _{OS} Drift, 1.8-V to 5-V, RRO, 50-μA I _Q , chopper-stabilized INA	G = 1 + 100 kΩ / RG	1, 8
PGA280	20-mV to ±10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to ±18 V	Digital programmable	N/A
INA159	G = 0.2 V Differential Amplifier for ±10-V to 3-V and 5-V Conversion	G = 0.2 V/V	N/A
PGA112	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A



6 Pin Configuration and Functions





Pin Functions

	PIN	1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	R_{G}	_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.	
2	V ⁻ IN	I	Negative input	
3	V ⁺ IN	I	Positive input	
4	V ⁻	_	Negative supply	
5	Ref	I	Reference input. This pin must be driven by low impedance or connected to ground.	
6	Vo	0	Output	
7	V ⁺	_	Positive supply	
8	R _G	_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Supply voltage		±18	V
	Analog input voltage		±40	V
	Output short-circuit (to ground)	Continuous		
	Operating temperature	-40	125	°C
	Junction temperature		150	°C
	Lead temperature (soldering, 10 s)		300	°C
tg	Storage temperature	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V	Power supply	±2.25	±15	±18	V
$V_O = 0$	Input common-mode voltage	V ⁻ + 1.1		V ⁺ – 1	V
T _A	Ambient temperature	– 55		150	°C

7.4 Thermal Information

			INA118		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115	48	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62	37	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59	25	°C/W	
ΨЈТ	Junction-to-top characterization parameter	14	14	°C/W	
ΨЈВ	Junction-to-board characterization parameter	58	25	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

at $T_A = 25$ °C, $V_S = \pm 15$ V, and $R_L = 10$ k Ω (unless otherwise noted

PARAMETER		TEST COND	TEST CONDITIONS		TYP	MAX	UNIT	
INPUT								
		T 0500	INA118PB, UB		±10 ± 50/G	±50 ± 500/G	.,	
	Initial	T _A = 25°C	INA118P, U		±25 ±100/G	±125±1000/G	μV	
			INA118PB, UB		±0.2 ± 2/G	±0.5 ± 20/G	μV/°C	
Offset voltage, RTI	vs Temperature	$T_A = T_{MIN}$ to T_{MAX}	INA118P, U		±0.2 ± 5/G	±1 ± 20/G		
onoet romage,			INA118PB, UB		±1 ±10/G	±5 ± 100/G		
	vs Power supply	$V_S = \pm 1.35 \text{ V to } \pm 18 \text{ V}$	INA118P, U		±1 ±10/G	±10 ±100/G	μV/V	
	Long-term stability		1		±0.4 ±5/G		μV/mo	
l	Differential				10 ¹⁰ 1		0.115	
Impedance	Common-mode				10 ¹⁰ 4		$\Omega \parallel pF$	
Linear innut valtage				(V ⁺) - 1	$(V^+) - 0.65$		\/	
Linear input voltage i	range			(V ⁻) + 1.1	(V ⁻) + 0.95		V	
Safe input voltage						±40	V	
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	80	90			
		G = 1	INA118P, U	73	90			
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	97	110			
Common seeds at	tion.	G = 10	INA118P, U	89	110		-10	
Common-mode rejec	ation	$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	107	120		dB	
		G = 100	INA118P, U	98	120		İ	
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	110	125			
		G = 1000	INA118P, U	100	125			
Bias current			INA118PB, UB		±1	±5		
			INA118P, U		±1	±10	nA	
vs Temperature			*		±40		pA/°C	
Offset current			INA118PB, UB		±1	±5	nA	
Onset current			INA118P, U	±1 ±1		±10		
vs Temperature	T				±40		pA/°C	
	f = 10 Hz				11		nV/√Hz	
Noise voltage, RTI	f = 100 Hz	$G = 1000, R_S = 0 Ω$			10		nV/√Hz	
Ttoloo voltago, TtT	f = 1 kHz	= 1000, 115 = 0.22			10		nV/√Hz	
	$f_B = 0.1 \text{ Hz to } 10 \text{ Hz}$				0.28		μVp-p	
	f = 10 Hz				2		pA/√Hz	
Noise current	f = 1 kHz				0.3		p/ (1112	
	$f_B = 0.1 \text{ Hz to } 10 \text{ Hz}$				80		рАр-р	
GAIN				I		Т		
Gain equation					$1 + (50 \text{ k}\Omega/\text{R}_\text{G})$		V/V	
Range of gain				1		10000	V/V	
Gain error		G = 1			±0.01%	±0.024%		
		G = 10			±0.02%	±0.4%		
		G = 100			±0.05%	±0.5%		
		G = 1000			±0.5%	±1%		
Gain vs temperature		G = 1			±1	±10	ppm/°C	
50-kΩ resistance ⁽¹⁾					±25	±100	ppm/°C	
		G = 1			±0.0003	±0.001		
Nonlinearity		G = 10			±0.0005	±0.002	% of FSF	
· ····································		G = 100			±0.0005	±0.002	70 01 1 SK	
		G = 1000			±0.002	±0.01		

⁽¹⁾ Temperature coefficient of the ${\bf 50\text{-}k}\Omega$ term in the gain equation.


Electrical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, and R_L = 10 k Ω (unless otherwise noted_

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT							
	Positive	B 4010	(V ⁺) - 1	(V ⁺) - 0.8			
Voltage:	Negative	$R_L = 10 \text{ k}\Omega$	(V ⁻) + 0.35	(V ⁻) + 0.2		V	
voltage:	Single supply high	V 0.7.V/0.V/2) D 40.1-0	1.8	2			
	Single supply low	$V_S = 2.7 \text{ V/0 V}^{(2)}, R_L = 10 \text{ k}\Omega$	60	35		mV	
Load capacitance	stability			1000		pF	
Short circuit curre	nt			+5/–12		mA	
FREQUENCY RE	SPONSE						
		G = 1		800			
Bandwidth, -3 dB		G = 10		500	500		
bandwidin, –3 ub		G = 100		70		kHz	
		G = 1000		7	7		
Slew rate		$V_0 = \pm 10 \text{ V}, G = 10$	0.9			V/µs	
		G = 1		15			
Settling time, 0.01	10/	G = 10		15		116	
Settling time, 0.01	1 /0	G = 100		21		μs	
		G = 1000		210			
Overload recovery	у	50% Overdrive		20		μs	
POWER SUPPLY	1						
Voltage range			±1.35	±15	±18	V	
Current		$V_{IN} = 0 V$		±350	±385	μΑ	
TEMPERATURE	RANGE						
Specification			-40		85	°C	
Operating			-40		125	°C	

⁽²⁾ Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.

7.6 Typical Characteristics








Figure 1. Gain vs Frequency









Figure 3. Input Common-Mode Range vs Output Voltage Figure 4. Input Common-Mode Range vs Output Voltage







Figure 5. Input Common-Mode Range vs Output Voltage

Figure 6. Input Common-Mode Range vs Output Voltage



Typical Characteristics (continued)







Figure 7. Positive Power Supply Rejection vs Frequency

Figure 8. Negative Power Supply Rejection vs Frequency







Figure 9. Input-Referred Noise Voltage vs Frequency

Figure 10. Settling Time vs Gain







Figure 11. Quiescent Current and Slew Rate vs Temperature

Figure 12. Input Bias Current vs Input Overload Voltage

Typical Characteristics (continued)






Figure 13. Offset Voltage vs Warm-Up Time




Figure 14. Input Bias and Offset Current vs Temperature




Figure 15. Output Voltage Swing vs Output Current




Figure 16. Output Voltage Swing vs Power Supply Voltage





Figure 17. Output Current Limit vs Temperature

Figure 18. Maximum Output Swing vs Frequency



Typical Characteristics (continued)







Figure 19. THD + N vs Frequency

Figure 20. Input-Referred Noise, 0.1 Hz to 10 Hz







Figure 21. Small-Signal Response

Figure 22. Small-Signal Response






Figure 23. Large-Signal Response

Figure 24. Large-Signal Response



8 Detailed Description

8.1 Overview

Figure 25 shows a simplified representation of the INA118 and provides insight into its operation. Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 1.5 to 5 mA.

The differential input voltage is buffered by Q_1 and Q_2 and impressed across R_G , causing a signal current to flow through R_G , R_1 and R_2 . The output difference amp, A_3 , removes the common-mode component of the input signal and refers the output signal to the Ref terminal.

The equations in Figure 25 describe the output voltages of A_1 and A_2 . The V_{BE} and IR drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 1-V lower than the input voltages.

8.2 Functional Block Diagram

 $\begin{array}{l} {\rm A_1~Out} = {\rm V_{CM}} - {\rm V_{BE}} - (10\mu {\rm A} \cdot 25k\Omega) - {\rm V_O}/2 \\ {\rm A_2~Out} = {\rm V_{CM}} - {\rm V_{BE}} - (10\mu {\rm A} \cdot 25k\Omega) + {\rm V_O}/2 \\ {\rm Output~Swing~Range~A_1, A_2;~(V+)} - 0.65V~to~(V-) + 0.06V~\\ {\rm Amplifier~Linear~Input~Range:~(V+)} - 0.65V~to~(V-) + 0.98V~\\ \end{array}$




Figure 25. INA118 Simplified Circuit Diagram

8.3 Feature Description

The INA118 input sections use junction field effect transistors (JFET) connected to provide protection up to ±40 V. The current-feedback architecture provides maximum bandwidth over the full range of gain settings.

8.4 Device Functional Modes

8.4.1 Noise Performance

The INA118 provides low noise in most applications. For differential source impedances less than 1 k Ω , the INA103 may provide lower noise. For source impedances greater than 50 k Ω , the INA111 FET-Input Instrumentation Amplifier may provide lower noise.

Low-frequency noise of the INA118 is approximately 0.28 µVp-p, measured from 0.1 to 10 Hz (G≥100). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

8.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA118 is from approximately 0.6-V less than the positive supply voltage to 1-V greater than the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage; see Figure 6.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA118 is near 0 V even though both inputs are overloaded.

8.4.3 Input Protection

The inputs of the INA118 are individually protected for voltages up to ±40 V. For example, a condition of -40 V on one input and +40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5 to 5 mA. Figure 12 shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The INA118 measures a small differential voltage with a high common-mode voltage developed between the noninverting and inverting input. The high common-mode rejection makes the INA118 suitable for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations


9.2 Typical Application

Figure 26 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown. The output is referred to the output reference (Ref) terminal, which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 12 Ω in series with the Ref pin causes a typical device to degrade to approximately 80-dB CMR (G = 1).

Figure 26 depicts an input signal with a 5-mV, 1-kHz signal with a 1-Vp-p common-mode signal, a condition often observed in process control systems. Figure 27 depicts the output of the INA118 (gain = 250) depicting the clean recovered 1-kHz waveform.



NC: No Connection.



Also drawn in simplified form:




Figure 26. Basic Connections

Typical Application (continued)

9.2.1 Design Requirements

Figure 30 and Figure 29 depict the performance of a typical application of the INA118 in a shop floor vibration sensing application. Because industrial process control systems often involve the interconnecting of multiple subsystems, ground loops are frequently encountered and often are not easily solved. The inherent common-mode rejection of instrumentation amplifiers enables accurate measurements even in the presence of ground loop potentials.

The typical application was tested in a system with these requirements:

- Transducer signal ≈ 5 mVp-p
- Transducer center frequency = 1 kHz
- Common-Mode signal (required to be rejected): 1 Vp-p at 60 Hz

9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Gain

As shown in Equation 1, the gain of the INA118 is set by connecting a single external resistor, R_G , connected between pins 1 and 8.

$$G=1+ \frac{50k\Omega}{R_G}$$
 (1)

Commonly used gains and resistor values are shown in Figure 26.

The 50-k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These onchip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA118.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

9.2.2.2 Dynamic Performance

The Figure 1 shows that, despite its low quiescent current, the INA118 achieves wide bandwidth, even at high gain. This is due to the current-feedback topology of the INA118. Settling time also remains excellent at high gain.

The INA118 exhibits approximately 3-dB peaking at 500 kHz in unity gain. This is a result of its current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable 6-dB/octave due to a response zero. A simple pole at 300 kHz or lower produces a flat passband unity gain response.

9.2.2.3 Offset Trimming

The INA118 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 27 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref terminal is summed at the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.



Typical Application (continued)




Figure 27. Optional Trimming of Output Offset Voltage

9.2.2.4 Input Bias Current Return Path

The input impedance of the INA118 is extremely high at approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ± 5 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 28 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential which exceeds the common-mode range of the INA118, and the input amplifiers saturates.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 28). With higher source impedance, using two equal resistors provides a balanced input, with the possible advantages of lower input offset voltage due to bias current, and better high-frequency common-mode rejection.



Typical Application (continued)





Figure 28. Providing an Input Common-Mode Current Path

9.2.3 Application Curves







10 Power Supply Recommendations

10.1 Low-Voltage Operation

The INA118 can be operated on power supplies as low as ± 1.35 V. Performance of the INA118 remains excellent with power supplies ranging from ± 1.35 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range; see *Typical Characteristics*. Operation at low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Figure 3 shows the range of linear operation for a various supply voltages and gains.





ISA TYPE	MATERIAL	COEFFICIENT (µV/°C)	R_1, R_2
E	+ Chromel – Constantan	58.5	66.5kΩ
J	+ Iron – Constantan	50.2	76.8kΩ
K	+ Chromel – Alumel	39.4	97.6kΩ
Т	+ Copper – Constantan	38.0	102kΩ

Figure 31. AC-Coupled Instrumentation Amplifier

Figure 32. Thermocouple Amplifier With Cold Junction Compensation




Figure 33. Differential Voltage to Current Converter

Figure 34. ECG Amplifier With Right-Leg Drive




10.2 Single-Supply Operation

The INA118 can be used on single power supplies of 2.7 V to 36 V. Figure 35 shows a basic single supply circuit. The output Ref terminal is connected to ground. Zero differential input voltage demands an output voltage of 0 V (ground). Actual output voltage swing is limited to approximately 35-mV above ground, when the load is referred to ground as shown. Figure 15 shows how the output voltage swing varies with output current.

With single supply operation, V^+_{IN} and V^-_{IN} must both be 0.98-V above ground for linear operation. It is not possible, for example, to connect the inverting input to ground and measure a voltage connected to the noninverting input.

To illustrate the issues affecting low voltage operation, consider the circuit in Figure 35, which shows the INA118 operating from a single 3-V supply. A resistor in series with the low side of the bridge assures that the bridge output voltage is within the common-mode range of the amplifier's inputs. See Figure 3 for 3-V single supply operation.



NOTE: (1) R_1 required to create proper common-mode voltage, only for low voltage operation — see text.

Figure 35. Single-Supply Bridge Amplifier



11 Layout

11.1 Layout Guidelines

TI always recommends paying attention to good layout practices. For best operational performance of the device, use good printed-circuit-board (PCB) layout practices, including:

- Take care to ensure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS® relays to change the value of RG, select the component so that the switch capacitance is as small as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, and of the device itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V⁺ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current. For more detailed information, see
 Circuit Board Layout Techniques (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in
 parallel with the noisy trace.
- · Keep the traces as short as possible.

11.2 Layout Example




Figure 36. Layout Recommendation



12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

表 1. 设计套件与评估模块

名称	部件号	类型		
DIP 适配器评估模块	DIP-ADAPTER-EVM	评估模块和评估板		
通用仪表放大器评估模块	INAEVM	评估模块和评估板		

表 2. 开发工具

名称	部件号	类型		
计算仪表放大器的输入共模范围	INA-CMV-CALC	计算工具		
基于 SPICE 的模拟仿真程序	TINA-TI	电路设计和仿真		

12.2 文档支持

12.2.1 相关文档

相关文档如下:《电路板布局技巧》

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 7-Oct-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA118P	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	INA118P	Samples
INA118PB	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA118P B	Samples
INA118U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples
INA118UB	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U B	Samples
INA118UB/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U B	Samples
INA118UBG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U B	Samples
INA118UG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA118U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA118P	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB	Р	PDIP	8	50	506	13.97	11230	4.32
INA118U	D	SOIC	8	75	506.6	8	3940	4.32
INA118UB	D	SOIC	8	75	506.6	8	3940	4.32
INA118UBG4	D	SOIC	8	75	506.6	8	3940	4.32
INA118UG4	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司