

AM243x Sitara™ 微控制器

1 特性

处理器内核：

- 最多 2 个双核 Arm® Cortex®-R5F MCU 子系统，工作频率高达 800MHz，高度集成，可实现实时处理
 - 双核 Arm® Cortex®-R5F 集群，支持双核和单核运算
 - 每个 R5F 内核 32KB ICache 和 32KB DCache，所有存储器上都有 SECEDED ECC
 - 单核：每个集群 128KB TCM (每个 R5F 内核 128KB TCM)
 - 双核：每个集群 128KB TCM (每个 R5F 内核 64KB TCM)
- 1 个频率高达 400MHz 的单核 Arm® Cortex®-M4F MCU
 - 具有 SECEDED ECC 的 256KB SRAM

存储器子系统：

- 具有 SECEDED ECC 的高达 2MB 的片上 RAM (OCSRAM)：
 - 可以按 256KB 的增量分成更小的存储器组，最多达 8 个独立的存储器组
 - 每个存储器组可分配给一个内核以简化软件任务分区
- DDR 子系统 (DDRSS)
 - 支持 LPDDR4、DDR4 存储器类型
 - 具有内联 ECC 的 16 位数据总线
 - 支持高达 1600MT/s 的速度

工业子系统：

- 2 个千兆位工业通信子系统 (PRU_ICSSG)
 - 可支持 Profinet IRT、Profinet RT、EtherNet/IP、EtherCAT、时间敏感网络 (TSN) 和其他网络协议
 - 与 10/100Mb PRU_ICSS 向后兼容
 - 每个 PRU_ICSSG 包含：
 - 每片 3 个 PRU RISC 内核 (每个 PRU_ICSSG 2 片)
 - PRU 通用内核 (PRU)
 - PRU 实时单元内核 (PRU-RTU)
 - PRU 发送内核 (PRU-TX)
 - 每个 PRU 内核支持以下功能：
 - 具有 ECC 的指令 RAM
 - 宽边 RAM
 - 具有可选累加器的乘法器 (MAC)
 - CRC16/32 硬件加速器
 - 用于大/小端字节序转换的字节交换
 - 用于 UDP 校验和的 SUM32 硬件加速器
 - 支持抢占的任务管理器

- 多达 2 个以太网端口
 - RGMII (10/100/1000)
 - MII (10/100)
- 三个具有 ECC 的数据 RAM
- 8 组 30 × 32 位寄存器暂存区存储器
- 中断控制器和任务管理器
- 2 个用于时间戳和其他时间同步功能的 64 位工业以太网外设 (IEP)
- 18 个 Σ - Δ 滤波器模块 (SDFM) 接口
 - 短路逻辑
 - 过流逻辑
- 6 个多协议位置编码器接口
- 1 个增强型捕捉模块 (ECAP)
- 与 16550 兼容的 UART
 - 专用 192MHz 时钟，支持 12Mbps PROFIBUS

片上系统 (SoC) 服务：

- 设备管理安全控制器 (DMSC-L)
 - 集中式 SoC 系统控制器
 - 管理系统服务，包括初始引导、信息安全、和时钟/复位/电源管理
 - 通过消息管理器与各种处理单元通信
 - 简化的接口可优化未使用的外设
 - 通过 JTAG 和跟踪接口实现片上调试功能
- 数据移动子系统 (DMSS)
 - 块复制 DMA (BCDMA)
 - 数据包 DMA (PKTDMA)
 - 安全代理 (SEC_PROXY)
 - 环形加速器 (RINGACC)
- 时间同步子系统
 - 中央平台时间同步 (CPTS) 模块
 - 具有 1024 个计时器的计时器管理器 (TIMERMANAGER)
 - 时间同步和比较事件中断路由器

信息安全：

- 支持安全启动
 - 硬件强制可信根 (ROT)
 - 支持通过备用密钥转换 RoT
 - 支持接管保护、IP 保护和防回滚保护
- 支持加密加速
 - 会话感知型加密引擎可基于输入数据流自动切换密钥材料
 - 支持加密内核
 - AES - 128/192/256 位密钥大小
 - 3DES - 56/112/168 位密钥大小
 - MD5、SHA1
 - SHA2 - 224/256/384/512



- 具有真随机数生成器的 DRBG
- 可在 RSA/ECC 处理中提供帮助的 PKA (公钥加速器)
 - DMA 支持
- 调试安全性
 - 受安全软件控制的调试访问
 - 安全感知调试
- 安全存储支持
- 支持 XIP 模式下 OSPI 接口的实时加密 (OTFE)
- 通过基于数据包的硬件加密引擎为数据 (有效载荷) 加密/认证提供网络安全支持
- 用于密钥和安全管理 DMSC-L 协处理器, 具有专用设备级互连

高速接口 :

- 1 个集成以太网交换机, 支持最多 2 个外部端口 (CPSW3G)
 - 多达 2 个以太网端口
 - RGMII (10/100/1000)
 - RMII (10/100)
 - IEEE 1588 (2008 附件 D、E 和 F) 及 802.1AS PTP
 - 第 45 条 MDIO PHY 管理规范
 - 节能以太网 (802.3az)
- 1 个 PCI-Express® 第 2 代控制器 (PCIE)
 - 支持第 2 代运行
 - 支持单通道运行
- 1 个 USB 3.1 第 1 代双角色器件 (DRD) 子系统 (USBSS)
 - 一个用于增强型超高速第 1 代或 USB 2.0 的共享 USBSS 端口
 - 可配置为 USB 主机、USB 外设或 USB 双角色器件的端口
 - 集成了 USB VBUS 检测
- 1 个串行器/解串器 (SERDES)
 - 一个 SERDES 通道, 支持 PCI-Express® 第 2 代或 USB 超高速第 1 代

通用连接外设 :

- 6 个内部集成电路 (I2C) 端口
- 9 个可配置的通用异步接收/发送 (UART) 模块
- 1 个 12 位模数转换器 (ADC)
 - 高达 4MSPS
 - 8 个多路复用模拟输入
- 7 个多通道串行外设接口 (MCSPI) 控制器
- 3 个通用 I/O (GPIO) 模块

工业和控制接口 :

- 9 个增强型脉冲宽度调制器 (EPWM) 模块
- 3 个增强型捕捉 (ECAP) 模块
- 3 个增强型正交编码器脉冲 (EQEP) 模块

- 2 个模块化控制器区域网 (MCAN) 模块, 具有完整 CAN-FD 支持
- 2 个快速串行接口发送器 (FSI_TX) 内核
- 6 个快速串行接口接收器 (FSI_RX) 内核

媒体和数据存储 :

- 2 个多媒体卡/安全数字 (MMC/SD) 接口
 - 一个 4 位, 用于 SD/SDIO
 - 一个 8 位, 用于 eMMC
 - 适用于高速卡并在 3.3V 至 1.8V 电压之间切换的集成模拟开关
- 1 个通用存储器控制器 (GPMC)
 - 具有 133MHz 时钟的 16 位并行总线或
 - 具有 100MHz 时钟的 32 位并行总线
 - 错误定位模块 (ELM) 支持
- 1 个可配置为一个八通道 SPI (OSPI) 闪存接口或一个四通道 SPI (QSPI) 的闪存子系统 (FSS)

电源管理 :

- 简化的电源时序
- 支持双电压 I/O
- 集成的 SDIO LDO 可为 SD 接口处理自动电压转换
- 集成了电压监控器, 可对过欠压状态进行安全监控
- 集成了电源干扰检测器, 可检测快速电源瞬变

功能安全 :

- 以符合功能安全标准为目标
 - 专为功能安全应用开发
 - 将提供相关文档来协助进行符合 IEC 61508 标准的功能安全系统设计
 - 系统可满足 SIL 3 要求
 - 对于 MCU 域, 硬件完整性符合 SIL 2 要求
 - 质量管理主域

- 安全相关认证
 - 计划通过 IEC 61508 认证
- 计算临界存储器的 ECC 或奇偶校验
- 所选内部总线互连的 ECC 和奇偶校验
- 针对 CPU 和片上 RAM 的内置自检 (BIST)
- 带有外部错误引脚的错误信令模块 (ESM)
- 运行时安全诊断，包括：
 - 电压、温度和时钟监控
 - 窗口化看门狗计时器
 - 用于内存完整性检查的 CRC 引擎
- 具有专用存储器、接口和 M4F 内核的 MCU 域，能够与具有防止干扰 (FFI) 功能的更大 SoC 相隔离
 - 独立互连
 - 防火墙和超时垫圈
 - 专用 PLL
 - 专用 I/O 电源
 - 单独复位

SoC 架构：

3 说明

AM243x 是 Sitara 高性能微控制器新增的工业级产品系列，专为需要结合实时通信和处理的工业应用（例如电机驱动和远程 I/O 模块）而构建。AM243x 系列通过多达四个 Cortex-R5F MCU、一个 Cortex-M4F 和 Sitara 两个支持 TSN 的千兆位 PRU-ICSSG 实例提供可扩展的性能。

AM243x SoC 架构旨在通过高性能 Arm Cortex-R5F 内核、紧密耦合的存储器组、可配置的 SRAM 分区和与外设之间的专用低延迟路径提供出色的实时性能，从而实现数据快速进出 SoC。这种确定性架构允许 AM243x 处理伺服驱动器中的严格控制环路，同时 FSI、GPMC、ECAP、PWM 和编码器接口等外设可帮助启用这些系统中的多种不同架构。

该 SoC 提供灵活的工业通信能力，包括用于 EtherCAT 从站、PROFINET 设备、EtherNet/IP 适配器和 IO-Link 主站的全协议栈。PRU-ICSSG 进一步提供了基于千兆位和 TSN 技术的协议所需的能力。此外，PRU-ICSSG 还支持 SoC 中的其他接口，包括 UART 接口、 Δ - Σ 抽取滤波器和绝对编码器接口。

可通过集成的 Cortex-M4F 及其专用外设启用功能安全特性，这些外设均可与 SoC 的其余部分开来。AM243x 还支持安全启动。

- 支持从 UART、I2C、OSPI/QSPI 闪存、SPI 闪存、并行 NOR 闪存、并行 NAND 闪存、SD、eMMC、USB 2.0、PCIe 和以太网接口进行主引导
- 16nm FinFET 技术

封装选项：

- ALV - 17.2mm × 17.2mm 0.8mm 间距 (441 引脚) FCBGA [带盖] Flip-Chip Ball Grid Array (倒装芯片球栅阵列) 封装
- ALX - 11.0mm × 11.0mm 0.5mm 间距 (293 引脚) FC/CSP [SiP] Flip-Chip/Chip Scale Package (倒装芯片/芯片级) 封装

2 应用

- [可编程逻辑控制器 \(PLC\)](#)
- [电机驱动器](#)
- [远程 I/O](#)
- [工业机器人](#)

器件信息


器件型号	封装 ⁽¹⁾	封装尺寸
XAM2434...ALV ⁽²⁾	(441 引脚) FCBGA [带盖]	17.2mm × 17.2mm
XAM2434...ALX ⁽²⁾	(293 引脚) FC/CSP [SiP]	11.0 mm × 11.0 mm
XAM2432...ALV ⁽²⁾	(441 引脚) FCBGA [带盖]	17.2mm × 17.2mm
XAM2432...ALX ⁽²⁾	(293 引脚) FC/CSP [SiP]	11.0 mm × 11.0 mm
XAM2431...ALV ⁽²⁾	(441 引脚) FCBGA [带盖]	17.2mm × 17.2mm
XAM2431...ALX ⁽²⁾	(293 引脚) FC/CSP [SiP]	11.0 mm × 11.0 mm

(1) 如需更多信息, 请参阅节 11 机械、封装和可订购信息。

(2) 所有 XAM243x 器件型号均与全功能 XAM2434ASFGGAALX 或 XAM2434ASFGGAALV 对应。

3.1 功能方框图

图 3-1 展示了器件的功能方框图。



- A. 外设与 M4F 内核隔离是一项可选功能。在非隔离配置中，MCU 域资源可跨 SoC 共享。
B. USB3.1 和 PCIe 共用一个通用串行器/解串器通道。

图 3-1. 功能方框图

Table of Contents

1 特性	1	7.9 Thermal Resistance Characteristics.....	113
2 应用	3	7.10 Timing and Switching Characteristics.....	115
3 说明	3	8 Detailed Description	209
3.1 功能方框图.....	5	8.1 Overview.....	209
4 Revision History	7	8.2 Processor Subsystems.....	210
5 Device Comparison	9	8.3 Accelerators and Coprocessors.....	211
5.1 Related Products.....	11	8.4 Other Subsystems.....	211
6 Terminal Configuration and Functions	12	9 Applications, Implementation, and Layout	219
6.1 Pin Diagram.....	12	9.1 Device Connection and Layout Fundamentals.....	220
6.2 Pin Attributes.....	14	9.2 Peripheral- and Interface-Specific Design Information.....	221
6.3 Signal Descriptions.....	58	10 Device and Documentation Support	227
6.4 Pin Connectivity Requirements.....	95	10.1 Device Nomenclature.....	227
7 Specifications	100	10.2 Tools and Software.....	229
7.1 Absolute Maximum Ratings.....	100	10.3 Documentation Support.....	230
7.2 ESD Ratings.....	102	10.4 支持资源.....	230
7.3 Power-On Hours (POH).....	102	10.5 Trademarks.....	230
7.4 Recommended Operating Conditions.....	103	10.6 Electrostatic Discharge Caution.....	231
7.5 Operating Performance Points.....	105	10.7 术语表.....	231
7.6 Power Consumption Summary.....	105	11 Mechanical, Packaging, and Orderable Information	232
7.7 Electrical Characteristics.....	106	11.1 Packaging Information.....	232
7.8 VPP Specifications for One-Time Programmable (OTP) eFuses.....	112		

4 Revision History

Changes from July 16, 2021 to March 14, 2022 (from Revision B (July 2021) to Revision C (March 2022))

	Page
• (特性) : 删除了可信执行环境 (TEE)。Arm TrustZone® 仅支持 Cortex-A 内核的条目。在 AM243x 器件上不受支持。.....	1
• (器件信息) : 为 AM2432_ALV/ALX 和 AM2431_ALV/ALX 器件选项添加了有关预量产器件型号的脚注.....	3
• (Device Comparison): Clarified speed grade options for each device. Also clarified functional safety support and added a note that references the Nomenclature Description table.....	9
• (AM243x_ALX Package - Unsupported Interfaces and Signals): Updated table and associated notes.....	59
• (Pin Connectivity Requirements [was "Connections for Unused Pins"]): Added new pin connection requirements and updated SERDES power pin connection requirements to include a condition of device boundary scan usage.....	95
• (Pin Connectivity Requirements): Included VMON connectivity requirements.....	95
• (Absolute Maximum Ratings): Replaced free-air in the table description with junction and moved MCU_PORz from a row of dual-voltage fail-safe pins to its own row.....	100
• (Recommended Operating Conditions): Replaced free-air in the table description with junction and added a note to VDD_MMC0 and VDD_DLL_MMC0.....	103
• (Recommended Operating Conditions): Combined VDDS_DDR and VDDS_DDR_C into a single row and added a note that explains these two power rails should be powered from the same source.....	103
• Updated the "The voltage at the device ball must never ..." footnote.....	103
• (Speed Grade Maximum Frequency): Added Speed Grade K - ICSSG operating frequency (250 MHz).....	105
• (Speed Grade Maximum Frequency): Updated Note 1 to reference the AM64x\AM243x DDR Board Design and Layout Guidelines.....	105
• (Fail-Safe Reset Electrical Characteristics): Updated values for V_{ILSS} and V_{IHSS} parameters.....	106
• (LVCMOS Electrical Characteristics): Corrected the V_{OH} MIN value for 1.8V Mode.....	110
• (Recommended Operating Conditions for OTP eFuse Programming): Replaced free-air in the table description with junction and changed operating temperature description to remove ambient and replace with junction. Also removed the recommendation for using a specific power management solution.....	112
• (ALV Package Thermal Resistance Characteristics): Updated TBD values in the table with actual values...	113
• (ALX Package Thermal Resistance Characteristics): Updated TBD values in the table with actual values...	113
• (System Timing): Removed the maximum input slew rate requirement from the Systems Timing Conditions table.....	119
• (Clock Timing): Added MCU_EXT_REFCLK0 to the Clock Timing Requirements, and added MCU_SYSCLOCKOUT0 and MCU_OBSCLOCK0 to the Clock Switching Characteristics.....	124
• (MCU_OSC0 Internal Oscillator Clock Source): Added a note to define the maximum ESR_{xtal} value based on the C_{shunt} parameter.....	126
• (MCU_OSC0 Start-up Time): Updated signal names in figure.....	126
• (CPSW3G): Added IOSET information.....	132
• (DDRSS Switching Characteristics): Added a note that clarifies the min cycle time definition and references the AM64x\AM243x DDR Board Design and Layout Guidelines.....	137
• (GPMC): Added IOSET information.....	144
• (GPMC and NOR Flash — Synchronous Mode): Added a note to Timing Requirements and Switching Characteristics tables to clarify maximum frequency relationship to data bus width.....	144
• (System Power Supply Monitor Design Guidelines): Updated maximum and minimum threshold values to remove a few mV of rounding error in example provided.....	225
• (Standard Package Symbolization): Updated package symbolization figure.....	228
• (Device Naming Convention): Added K option to Device Speed Grades row to table. Added Q1 Automotive Designator Row to table.....	228
• (Tools and Software): Updated the supported development tools.....	229

-
- (Documentation Support) Updated/Changed the URL of the Silicon Errata reference.....[230](#)
-

5 Device Comparison

表 5-1 shows a comparison between devices, highlighting the differences.

备注

Availability of features listed in this table are a function of shared IO pins, where IO signals associated with many of the features are multiplexed to a limited number of pins. The SysConfig tool should be used to assign signal functions to pins. This will provide a better understanding of limitations associated with pin multiplexing.

备注

To understand what device features are currently supported by TI Software Development Kits (SDKs), see the [AM243x SW Build Sheet](#).

表 5-1. Device Comparison

FEATURES ⁽¹⁾	REFERENCE NAME	AM2434 (ALV)	AM2432 (ALV)	AM2431 (ALV)	AM2434 (ALX)	AM2432 (ALX)	AM2431 (ALX)
JTAG DEVICE ID COMPARISON (FEATURES)							
CTRLMMR_JTAG_DEVICE_ID[31:13] DEVICE_ID register bit-field value ⁽²⁾		C: ----- D: 0x19064 E: 0x19065 F: 0x19066	C: 0x19023 D: 0x19024 E: 0x19025 F: 0x19026	C: 0x19003 D: 0x19004 E: ----- F: -----	C: ----- D: 0x19064 E: 0x19065 F: 0x19066	C: 0x19023 D: 0x19024 E: 0x19025 F: 0x19026	C: 0x19003 D: 0x19004 E: ----- F: -----
PROCESSORS AND ACCELERATORS							
Speed Grades (See 表 7-1)		S	S	S,K	S	S	S,K
Arm Cortex-R5F Processor	R5FSS	2 × Dual Core	2 × Single Core	1 × Single Core	2 × Dual Core	2× Single Core	1 × Single Core
Arm Cortex-M4F Processor	M4FSS	Single Core Functional Safety Optional ⁽³⁾		Single Core			
Device Management Security Controller	DMSC-L	Yes			Yes		
Crypto Accelerators	Security	Yes			Yes		
PROGRAM AND DATA STORAGE							
Shared On-Chip Memory (OCSRAM) in MAIN Domain	OCSRAM	2MB			2MB		
R5F Tightly Coupled Memory (TCM) ⁽⁴⁾	TCM	256KB	256KB	128KB	256KB	256KB	128KB
Shared On-Chip Memory (OCSRAM) in MCU Domain	MCU_MSRAM	256KB			256KB		
DDR4/LPDDR4 DDR Subsystem	DDRSS	Up to 2GB (16-bit data) with inline ECC			-		
General-Purpose Memory Controller w/Error Location Module (ELM)	GPMC w/ELM	Up to 1GB with ECC			-		
PERIPHERALS							
Modular Controller Area Network Interface	MCAN	2			2		
Full CAN-FD Support ⁽⁵⁾	MCAN	Optional			Optional		
General-Purpose I/O	GPIO	Up to 198			Up to 148		
Inter-Integrated Circuit Interface	I2C	6 (2 in MCU Domain)			3 (MAIN Domain Only)		
Analog-to-Digital Converter	ADC	12-bit			10-bit		
Multichannel Serial Peripheral Interface	MCSPi	7 (2 in MCU Domain)			4 (MAIN Domain Only)		
MultiMedia Card/ Secure Digital Interface	MMC0	eMMC (8-bits)			-		
	MMC1	SD/SDIO (4-bits)			SD/SDIO (4-bits)		

表 5-1. Device Comparison (continued)

FEATURES ⁽¹⁾	REFERENCE NAME	AM2434 (ALV)	AM2432 (ALV)	AM2431 (ALV)	AM2434 (ALX)	AM2432 (ALX)	AM2431 (ALX)
Fast Serial Interface	FSI_TX	2			1		
	FSI_RX	6			4		
Flash Subsystem (FSS)	OSPI/QSPI	Yes ⁽⁶⁾			QSPI-Mode Only		
PCI Express Port with Integrated PHY	PCIE	Single Lane			-		
Programmable Real-Time Unit Subsystem ⁽⁷⁾ (PRU Cores, eGPIO, UART, ECAP, EPWM)	PRU_ICSSG	2			2		
Industrial Communication Subsystem Support ⁽⁸⁾ (RGMII/MII and additional Networking Interfaces)	PRU_ICSSG	Optional			Optional		
Gigabit Ethernet Interface	CPSW3G	Yes (2 External Ports)			Yes (2 External Ports)		
General-Purpose Timers	TIMER	16 (4 in MCU Domain)			16 (4 in MCU Domain)		
Enhanced Pulse-Width Modulation Module	EPWM	9			7 ⁽⁹⁾		
Enhanced Capture Module	ECAP	3			3		
Enhanced Quadrature Encoder Pulse Module	EQEP	3			3		
Universal Asynchronous Receiver/Transmitter	UART	9 (2 in MCU Domain)			8 (1 in MCU Domain)		
Universal Serial Bus (USB3.1 Gen1) SuperSpeed Dual-Role-Device (DRD) Port with SS PHY	USB	Yes			No USB SuperSpeed Support (USB2 Only)		

- (1) Features noted as “not supported” or “-”, must not be used. Their functionality is not supported by TI for this family of devices. These features are subject to removal without notice on future device revisions. Any information regarding the unsupported features has been retained in the documentation solely for the purpose of clarifying signal names or for consistency with previous feature descriptions.
- (2) For more details about the CTRLMMR_JTAG_DEVICE_ID register and DEVICE_ID bit field, see the device's associated *Technical Reference Manual*.
- (3) Functional Safety is available when selecting an orderable part number that includes a feature code of F. Refer to 表 10-1 for definition of feature codes.
- (4) The R5F cores share Tightly Coupled Memory within a cluster and can be allocated per system requirements.
- (5) Full CAN-FD Support is available when selecting an orderable part number that includes a feature code of E or F. Refer to 表 10-1 for definition of feature codes.
- (6) One simultaneous flash interface configured as OSPI0 or QSPI0.
- (7) Programmable Real-Time Unit Subsystem is available when selecting an orderable part number that includes a feature code of C. Refer to 表 10-1 for definition of feature codes.
- (8) Industrial Communication Subsystem support is available when selecting an orderable part number that includes a feature code of D, E, or F. Refer to 表 10-1 for definition of feature codes.
- (9) Only the A output signal is available for the EHRPWM5 instance of the ALX package type.

5.1 Related Products

Sitara™ processors Broad family of scalable processors based on Arm® Cortex® cores with flexible accelerators, peripherals, connectivity and unified software support – perfect for sensors to servers. Sitara processors have the reliability needed for use in industrial applications.

AM243x Sitara™ microcontrollers AM243x microcontrollers enable gigabit industrial Ethernet networks, robust operation with extensive ECC on memories, and enhanced security features.

Sitara™ processors - Applications Sitara™ processors provide scalable solutions for a wide range of applications from HMI and gateways to more complex equipment such as drives and substation automation equipment. Sitara processors also offer multi-protocol support for industrial communication protocols such as EtherCAT®, Ethernet/IP, and Profinet.

Sitara™ processors - Reference designs TI provides many reference designs containing ‘building block’ solutions to enable customers to rapidly develop their own unique products and solutions.

Companion Products for AM243x Review products that are frequently purchased or used in conjunction with this product to complete your design.

6 Terminal Configuration and Functions

6.1 Pin Diagram

备注

The terms "ball", "pin", and "terminal" are used interchangeably throughout the document. An attempt is made to use "ball" only when referring to the physical package.

The diagrams in this section are used in conjunction with the other Terminal Configuration and Functions tables to locate signal names and ball grid numbers.

6.1.1 AM243x ALV Pin Diagram

ALV FCBGA-N441 Pin Diagram shows the ball locations for the lidded 441-ball flip chip ball grid array (FCBGA) package.




图 6-1. ALV FCBGA-N441 Pin Diagram (Bottom View)

6.1.2 AM243x ALX Pin Diagram

ALX FCBGA-N293 Pin Diagram shows the ball locations for the non-lidded 293-ball flip chip ball grid array (FCBGA) package.




图 6-2. ALX FCBGA-N293 Pin Diagram (Bottom View)

ADVANCE INFORMATION

6.2 Pin Attributes

The following list describes the contents of each column in the *Pin Attributes* table:

1. **BALL NUMBER:** Ball numbers assigned to each terminal of the Ball Grid Array package.
2. **BALL NAME:** Ball name assigned to each terminal of the Ball Grid Array package (this name is typically taken from the primary MUXMODE 0 signal function).
3. **SIGNAL NAME:** Signal name(s) of all dedicated and pin multiplexed signal functions associated with a ball.

备注

The *Pin Attributes* table, defines the SoC pin multiplexed signal function implemented at the pin and **does not** define secondary multiplexing of signal functions implemented in device subsystems. Secondary multiplexing of signal functions are not described in this table. For more information on secondary multiplexed signal functions, see the respective peripheral chapter of the device TRM.

4. **MUX MODE:** The MUXMODE value associated with each pin multiplexed signal function:
 - MUXMODE 0 is the primary pin multiplexed signal function. However, the primary pin multiplexed signal function is not necessarily the default pin multiplexed signal function.
 - MUXMODE values 1 through 15 are possible for pin multiplexed signal functions. However, not all MUXMODE values have been implemented. The only valid MUXMODE values are those defined as pin multiplexed signal functions within the Pin Attributes table. Only valid values of MUXMODE should be used.
 - Bootstrap defines SOC configuration pins, where the logic state applied to each pin is latched on the rising edge of PORz_OUT. These input signal functions are fixed to their respective pins and are not programmable via MUXMODE.
 - An empty box or "-" means Not Applicable.

备注

- The value found in the MUX MODE AFTER RESET column defines the default pin multiplexed signal function selected when MCU_PORz is deasserted.
- Configuring two pins to the same pin multiplexed signal function can yield unexpected results and is not supported. This can be prevented with proper software configuration.
- Configuring a pad to an undefined multiplexing mode will result in undefined behavior and should be avoided.

5. **TYPE:** Signal type and direction:

Signal Type	Description
I	Input
O	Output
IO	Input, Output, or simultaneously Input and Output
IOD	Input, Output, or simultaneously Input and Output, with open-drain output function
IOZ	Input, Output, or simultaneously Input and Output, with three-state output function
OZ	Output with three-state output function
A	Analog
PWR	Power
GND	Ground
CAP	LDO Capacitor

6. **DSIS:** The deselected input state (DSIS) indicates the state driven to the subsystem input (logic "0", logic "1", or "pad" level) when the pin multiplexed signal function is not selected by MUXMODE.
 - 0: **Logic 0** driven to the subsystem input.
 - 1: **Logic 1** driven to the subsystem input.
 - pad: Logic state of the pad is driven to the subsystem input.
 - An empty box or "-" means Not Applicable.
7. **BALL STATE DURING RESET (RX/TX/PULL):** State of the terminal while MCU_PORz is asserted, where RX defines the state of the input buffer, TX defines the state of the output buffer, and PULL defines the state of internal pull resistors:
 - RX (Input buffer)
 - Off: The input buffer is **disabled**.
 - On: The input buffer is **enabled**.
 - TX (Output buffer)
 - Off: The output buffer is **disabled**.
 - Low: The output buffer is **enabled** and drives V_{OL} .
 - PULL (Internal pull resistors)
 - Off: Internal pull resistors are turned **off**.
 - Up: Internal **pull-up** resistor is turned on.
 - Down: Internal **pull-down** resistor is turned on.
 - An empty box or "-" means Not Applicable.
8. **BALL STATE AFTER RESET (RX/TX/PULL):** State of the terminal after MCU_PORz is deasserted, where RX defines the state of the input buffer, TX defines the state of the output buffer, and PULL defines the state of internal pull resistors:
 - RX (Input buffer)
 - Off: The input buffer is **disabled**.
 - On: The input buffer is **enabled**.
 - TX (Output buffer)
 - Off: The output buffer is **disabled**.
 - SS: The subsystem selected with MUXMODE determines the output buffer state.
 - PULL (Internal pull resistors)
 - Off: Internal pull resistors are turned **off**.
 - Up: Internal **pull-up resistor** is turned on.
 - Down: Internal **pull-down resistor** is turned on.
 - An empty box or "-" means Not Applicable.
9. **MUX MODE AFTER RESET:** The value found in this column defines the **default** pin multiplexed signal function after MCU_PORz is deasserted.
 - An empty box means Not Applicable.
10. **I/O VOLTAGE VALUE:** This column describes I/O **operating voltage** options of the respective power supply, when applicable.
 - An empty box or "-" means Not Applicable.

For more information, see valid operating voltage range(s) defined for each power supply in *Recommended Operating Conditions*.
11. **POWER:** The power supply of the associated I/O, when applicable.
 - An empty box or "-" means Not Applicable.
12. **HYS:** Indicates if the input buffer associated with this I/O has hysteresis:
 - Yes: Hysteresis Support
 - No: **No** Hysteresis Support

- An empty box or "-" means Not Applicable.

For more information, see the hysteresis values in *Electrical Characteristics*.

13. **BUFFER TYPE:** This column defines the buffer type associated with a terminal. This information can be used to determine the applicable Electrical Characteristics table.

- An empty box or "-" means Not Applicable.

For electrical characteristics, refer to the appropriate buffer type table in *Electrical Characteristics*.

14. **PULL UP/DOWN TYPE:** Indicates the presence of an internal pull-up or pull-down resistor. Internal resistors can be enabled or disabled via software.

- PU: Internal pull-up Only
- PD: Internal pull-down Only
- PU/PD: Internal pull-up and pull-down
- An empty box or "-" means No internal pull.

15. **Pad Configuration Register Name:** This is the name of the device pad/pin configuration register.

16. **Pad Configuration Register Address:** This is the memory address of the device pad/pin configuration register.

表 6-1. Pin Attributes (ALV, ALX Packages)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
G20	H21	ADC0_AIN0	ADC0_AIN0		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
F20	F19	ADC0_AIN1	ADC0_AIN1		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
E21	F21	ADC0_AIN2	ADC0_AIN2		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
D20	F20	ADC0_AIN3	ADC0_AIN3		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
G21	H20	ADC0_AIN4	ADC0_AIN4		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
F21	E21	ADC0_AIN5	ADC0_AIN5		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
F19	G20	ADC0_AIN6	ADC0_AIN6		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
E20	E20	ADC0_AIN7	ADC0_AIN7		A					1.8 V	VDDA_ADC0	Yes	ADC12B	
H12	D12	CAP_VDDS0	CAP_VDDS0		CAP									
T7	N5	CAP_VDDS1	CAP_VDDS1		CAP									
R11	U9	CAP_VDDS2	CAP_VDDS2		CAP									
N14	R16	CAP_VDDS3	CAP_VDDS3		CAP									
M16	N18	CAP_VDDS4	CAP_VDDS4		CAP									
L13	M18	CAP_VDDS5	CAP_VDDS5		CAP									
K15	J17	CAP_VDDSHV_MMC1	CAP_VDDSHV_MMC1		CAP									
H10	D9	CAP_VDDS_MCU	CAP_VDDS_MCU		CAP									
H2		DDR0_ACT_n	DDR0_ACT_n		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
H1		DDR0_ALERT_n	DDR0_ALERT_n		IO					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
J5		DDR0_CAS_n	DDR0_CAS_n		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
K5		DDR0_PAR	DDR0_PAR		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
F6		DDR0_RAS_n	DDR0_RAS_n		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
H4		DDR0_WE_n	DDR0_WE_n		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
D2		DDR0_A0	DDR0_A0		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
C5		DDR0_A1	DDR0_A1		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
E2		DDR0_A2	DDR0_A2		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
D4		DDR0_A3	DDR0_A3		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
D3		DDR0_A4	DDR0_A4		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	
F2		DDR0_A5	DDR0_A5		O					1.1 V/1.2 V	VDDS_DDR, VDDS_DDR_C		DDR	

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
J2		DDR0_A6	DDR0_A6		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
L5		DDR0_A7	DDR0_A7		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
J3		DDR0_A8	DDR0_A8		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
J4		DDR0_A9	DDR0_A9		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
K3		DDR0_A10	DDR0_A10		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
J1		DDR0_A11	DDR0_A11		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
M5		DDR0_A12	DDR0_A12		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
K4		DDR0_A13	DDR0_A13		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
G4		DDR0_BA0	DDR0_BA0		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
G5		DDR0_BA1	DDR0_BA1		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
G2		DDR0_BG0	DDR0_BG0		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
H3		DDR0_BG1	DDR0_BG1		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
H5		DDR0_CAL0	DDR0_CAL0		A					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
F1		DDR0_CK0	DDR0_CK0		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
E1		DDR0_CK0_n	DDR0_CK0_n		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
F4		DDR0_CKE0	DDR0_CKE0		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
F3		DDR0_CKE1	DDR0_CKE1		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
E3		DDR0_CS0_n	DDR0_CS0_n		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
E4		DDR0_CS1_n	DDR0_CS1_n		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
B2		DDR0_DM0	DDR0_DM0		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
M2		DDR0_DM1	DDR0_DM1		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
A3		DDR0_DQ0	DDR0_DQ0		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
A2		DDR0_DQ1	DDR0_DQ1		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
B5		DDR0_DQ2	DDR0_DQ2		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
A4		DDR0_DQ3	DDR0_DQ3		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
B3		DDR0_DQ4	DDR0_DQ4		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
C4		DDR0_DQ5	DDR0_DQ5		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
C2		DDR0_DQ6	DDR0_DQ6		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
B4		DDR0_DQ7	DDR0_DQ7		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
N5		DDR0_DQ8	DDR0_DQ8		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
L4		DDR0_DQ9	DDR0_DQ9		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
L2		DDR0_DQ10	DDR0_DQ10		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
M3		DDR0_DQ11	DDR0_DQ11		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
N4		DDR0_DQ12	DDR0_DQ12		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
N3		DDR0_DQ13	DDR0_DQ13		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
M4		DDR0_DQ14	DDR0_DQ14		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
N2		DDR0_DQ15	DDR0_DQ15		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
C1		DDR0_QS0	DDR0_QS0		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
B1		DDR0_QS0_n	DDR0_QS0_n		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
N1		DDR0_QS1	DDR0_QS1		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
M1		DDR0_QS1_n	DDR0_QS1_n		IO					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
E5		DDR0_ODT0	DDR0_ODT0		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
F5		DDR0_ODT1	DDR0_ODT1		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	
D5		DDR0_RESET0_n	DDR0_RESET0_n		O					1.1 V/1.2 V	VDDSDDR, VDDSDDR_C		DDR	

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
D18		ECAP0_IN_APWM_OUT PADCONFIG156 0x000F4270	ECAP0_IN_APWM_OUT	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SYNC0_OUT	1	O									
			CPTS0_RFT_CLK	2	I	0								
			CP_GEMAC_CPTS0_RFT_CLK	5	I	0								
			SPI4_CS3	6	IO	1								
			GPIO1_68	7	IO	pad								
D10	C5	EMU0 MCU_PADCONFIG31 0x0408407C	EMU0	0	IO		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
E10	B3	EMU1 MCU_PADCONFIG32 0x04084080	EMU1	0	IO		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_OBSCCLK0	15	O									
C19		EXTINTn PADCONFIG158 0x000F4278	EXTINTn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OD FS	
			GPIO1_70	7	IO	pad								
A19	A18	EXT_REFCLK1 PADCONFIG157 0x000F4274	EXT_REFCLK1	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SYNC1_OUT	1	O									
			SPI2_CS3	2	IO	1								
			CLKOUT0	5	O									
			GPIO1_69	7	IO	pad								
P16		GPMC0_ADVn_ALE PADCONFIG33 0x000F4084	GPMC0_ADVn_ALE	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX5_CLK	1	I	0								
			UART5_RXD	2	I	1								
			EHRPWM_TZn_IN3	3	I	0								
			TRC_DATA15	6	O									
			GPIO0_32	7	IO	pad								
			PRG0_PWM3_TZ_IN	9	I	0								
R17		GPMC0_CLK PADCONFIG31 0x000F407C	GPMC0_CLK	0	O	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX4_CLK	1	I	0								
			UART4_RTSn	2	O									
			EHRPWM3_SYNCO	3	O									
			GPMC0_FCLK_MUX	4	O									
			TRC_DATA14	6	O									
			GPIO0_31	7	IO	pad								
			PRG0_PWM3_TZ_OUT	9	O									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
N17		GPMC0_DIR PADCONFIG41 0x000F40A4	GPMC0_DIR	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			EQEP0_B	3	I	0								
			GPIO0_40	7	IO	pad								
			EHRPWM6_B	8	IO	0								
			PRG1_PWM2_B0	9	IO	1								
R18		GPMC0_OEn_REn PADCONFIG34 0x000F4088	GPMC0_OEn_REn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX5_D0	1	I	0								
			UART5_TXD	2	O									
			EHRPWM4_A	3	IO	0								
			TRC_DATA16	6	O									
			GPIO0_33	7	IO	pad								
			PRG0_PWM3_A1	9	IO	0								
T21		GPMC0_WEn PADCONFIG35 0x000F408C	GPMC0_WEn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX5_D1	1	I	0								
			UART5_RTSn	2	O									
			EHRPWM4_B	3	IO	0								
			TRC_DATA17	6	O									
			GPIO0_34	7	IO	pad								
			PRG0_PWM3_B1	9	IO	1								
N16		GPMC0_WPn PADCONFIG40 0x000F40A0	GPMC0_WPn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_TX1_CLK	1	O									
			EQEP0_A	3	I	0								
			GPMC0_A22	4	OZ									
			TRC_DATA22	6	O									
			GPIO0_39	7	IO	pad								
			EHRPWM6_A	8	IO	0								
			PRG1_PWM2_A0	9	IO	0								
T20	R21	GPMC0_AD0 PADCONFIG15 0x000F403C	GPMC0_AD0	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX2_CLK	1	I	0								
			UART2_RXD	2	I	1								
			EHRPWM0_SYNCI	3	I	0								
			TRC_CLK	6	O									
			GPIO0_15	7	IO	pad								
			BOOTMODE00	Bootstra p	I									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
U21	R20	GPMC0_AD1 PADCONFIG16 0x000F4040	GPMC0_AD1	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX2_D0	1	I	0								
			UART2_TXD	2	O									
			EHRPWM0_SYNCO	3	O									
			TRC_CTL	6	O									
			GPIO0_16	7	IO	pad								
			PRG0_PWM2_TZ_OUT	9	O									
			BOOTMODE01	Bootstra p	I									
T18	T19	GPMC0_AD2 PADCONFIG17 0x000F4044	GPMC0_AD2	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX2_D1	1	I	0								
			UART2_RTSn	2	O									
			EHRPWM_TZn_IN0	3	I	0								
			TRC_DATA0	6	O									
			GPIO0_17	7	IO	pad								
			PRG0_PWM2_TZ_IN	9	I	0								
			BOOTMODE02	Bootstra p	I									
U20	V21	GPMC0_AD3 PADCONFIG18 0x000F4048	GPMC0_AD3	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX3_CLK	1	I	0								
			UART3_RXD	2	I	1								
			EHRPWM0_A	3	IO	0								
			TRC_DATA1	6	O									
			GPIO0_18	7	IO	pad								
			PRG0_PWM2_A0	9	IO	0								
			BOOTMODE03	Bootstra p	I									
U18	U21	GPMC0_AD4 PADCONFIG19 0x000F404C	GPMC0_AD4	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX3_D0	1	I	0								
			UART3_TXD	2	O									
			EHRPWM0_B	3	IO	0								
			TRC_DATA2	6	O									
			GPIO0_82	7	IO	pad								
			PRG0_PWM2_B0	9	IO	1								
			BOOTMODE04	Bootstra p	I									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
U19	T20	GPMC0_AD5 PADCONFIG20 0x000F4050	GPMC0_AD5	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX3_D1	1	I	0								
			UART3_RTSn	2	O									
			EHRPWM1_A	3	IO	0								
			TRC_DATA3	6	O									
			GPIO0_83	7	IO	pad								
			PRG0_PWM2_A1	9	IO	0								
			BOOTMODE05	Bootstra p	I									
V20	T18	GPMC0_AD6 PADCONFIG21 0x000F4054	GPMC0_AD6	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX4_D0	1	I	0								
			UART4_RXD	2	I	1								
			EHRPWM1_B	3	IO	0								
			TRC_DATA4	6	O									
			GPIO0_21	7	IO	pad								
			PRG0_PWM2_B1	9	IO	1								
			BOOTMODE06	Bootstra p	I									
V21	U19	GPMC0_AD7 PADCONFIG22 0x000F4058	GPMC0_AD7	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX4_D1	1	I	0								
			UART4_TXD	2	O									
			EHRPWM_TZn_IN1	3	I	0								
			EHRPWM8_A	4	IO	0								
			TRC_DATA5	6	O									
			GPIO0_22	7	IO	pad								
			PRG1_PWM2_A2	9	IO	0								
V19	U18	GPMC0_AD8 PADCONFIG23 0x000F405C	GPMC0_AD8	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX0_CLK	1	I	0								
			UART2_CTSn	2	I	1								
			EHRPWM2_A	3	IO	0								
			TRC_DATA6	6	O									
			GPIO0_23	7	IO	pad								
			PRG0_PWM2_A2	9	IO	0								
			BOOTMODE08	Bootstra p	I									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
T17	U20	GPMC0_AD9 PADCONFIG24 0x000F4060	GPMC0_AD9	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX0_D0	1	I	0								
			UART3_CTSn	2	I	1								
			EHRPWM2_B	3	IO	0								
			TRC_DATA7	6	O									
			GPIO0_24	7	IO	pad								
			PRG0_PWM2_B2	9	IO	1								
			BOOTMODE09	Bootstra p	I									
R16	V20	GPMC0_AD10 PADCONFIG25 0x000F4064	GPMC0_AD10	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX0_D1	1	I	0								
			UART4_CTSn	2	I	1								
			EHRPWM_TZn_IN2	3	I	0								
			EHRPWM8_B	4	IO	0								
			TRC_DATA8	6	O									
			GPIO0_25	7	IO	pad								
			PRG1_PWM2_B2	9	IO	1								
W20	W20	GPMC0_AD11 PADCONFIG26 0x000F4068	GPMC0_AD11	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX1_CLK	1	I	0								
			UART5_CTSn	2	I	1								
			EQEP1_A	3	I	0								
			TRC_DATA9	6	O									
			GPIO0_26	7	IO	pad								
			EHRPWM7_A	8	IO	0								
			BOOTMODE11	Bootstra p	I									
W21	Y20	GPMC0_AD12 PADCONFIG27 0x000F406C	GPMC0_AD12	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX1_D0	1	I	0								
			UART6_CTSn	2	I	1								
			EQEP1_B	3	I	0								
			TRC_DATA10	6	O									
			GPIO0_27	7	IO	pad								
			EHRPWM7_B	8	IO	0								
			BOOTMODE12	Bootstra p	I									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
V18	Y19	GPMC0_AD13 PADCONFIG28 0x000F4070	GPMC0_AD13	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_RX1_D1	1	I	0								
			EHRPWM3_A	3	IO	0								
			TRC_DATA11	6	O									
			GPIO0_28	7	IO	pad								
			PRG0_PWM3_A0	9	IO	0								
			BOOTMODE13	Bootstra P	I									
Y21	Y18	GPMC0_AD14 PADCONFIG29 0x000F4074	GPMC0_AD14	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_TX0_D0	1	O									
			UART6_RXD	2	I	1								
			EHRPWM3_B	3	IO	0								
			TRC_DATA12	6	O									
			GPIO0_29	7	IO	pad								
			PRG0_PWM3_B0	9	IO	1								
Y20	AA19	GPMC0_AD15 PADCONFIG30 0x000F4078	GPMC0_AD15	0	IO	0	On / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_TX0_D1	1	O									
			UART6_TXD	2	O									
			EHRPWM3_SYNCI	3	I	0								
			TRC_DATA13	6	O									
			GPIO0_30	7	IO	pad								
			BOOTMODE15	Bootstra P	I									
P17		GPMC0_BE0n_CLE PADCONFIG36 0x000F4090	GPMC0_BE0n_CLE	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_TX1_D0	1	O									
			UART6_RTSn	2	O									
			EHRPWM_TZn_IN4	3	I	0								
			EHRPWM7_A	5	IO	0								
			TRC_DATA18	6	O									
			GPIO0_35	7	IO	pad								
			PRG1_PWM2_A1	9	IO	0								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
T19	P21	GPMC0_BE1n PADCONFIG37 0x000F4094	GPMC0_BE1n	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_TX0_CLK	1	O									
			EHRPWM5_A	3	IO	0								
			TRC_DATA19	6	O									
			GPIO0_36	7	IO	pad								
			PRG0_PWM3_A2	9	IO	0								
R19		GPMC0_CSn0 PADCONFIG42 0x000F40A8	GPMC0_CSn0	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			EQEP0_S	3	IO	0								
			TRC_DATA23	6	O									
			GPIO0_41	7	IO	pad								
			EHRPWM6_SYNCI	8	I	0								
R20		GPMC0_CSn1 PADCONFIG43 0x000F40AC	GPMC0_CSn1	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			EQEP0_I	3	IO	0								
			EHRPWM_TZn_IN2	5	I	0								
			GPIO0_42	7	IO	pad								
			EHRPWM6_SYNCO	8	O									
			PRG1_PWM2_TZ_OUT	9	O									
P19		GPMC0_CSn2 PADCONFIG44 0x000F40B0	GPMC0_CSn2	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			I2C2_SCL	1	IOD	1								
			TIMER_IO8	2	IO	0								
			EQEP1_S	3	IO	0								
			EHRPWM_TZn_IN4	5	I	0								
			GPIO0_43	7	IO	pad								
			PRG1_PWM2_TZ_IN	9	I	0								
R21		GPMC0_CSn3 PADCONFIG45 0x000F40B4	GPMC0_CSn3	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			I2C2_SDA	1	IOD	1								
			TIMER_IO9	2	IO	0								
			EQEP1_I	3	IO	0								
			GPMC0_A20	4	OZ									
			EHRPWM_TZn_IN5	5	I	0								
			GPIO0_44	7	IO	pad								
W19		GPMC0_WAIT0 PADCONFIG38 0x000F4098	GPMC0_WAIT0	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			EHRPWM5_B	3	IO	0								
			TRC_DATA20	6	O									
			GPIO0_37	7	IO	pad								
			PRG0_PWM3_B2	9	IO	1								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
Y18		GPMC0_WAIT1 PADCONFIG39 0x000F409C	GPMC0_WAIT1	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	PU/PD
			FSI_TX1_D1	1	O									
			EHRPWM_TZn_IN5	3	I	0								
			GPMC0_A21	4	OZ									
			EHRPWM7_B	5	IO	0								
			TRC_DATA21	6	O									
			GPIO0_38	7	IO	pad								
			PRG1_PWM2_B1	9	IO	1								
A18	B16	I2C0_SCL PADCONFIG152 0x000F4260	I2C0_SCL	0	IOD	1	Off / Off / Off	On / SS / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OD FS	
			UART6_CTSn	4	I	1								
			GPIO1_64	7	IO	pad								
B18	B15	I2C0_SDA PADCONFIG153 0x000F4264	I2C0_SDA	0	IOD	1	Off / Off / Off	On / SS / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OD FS	
			UART6_RTSn	4	O									
			GPIO1_65	7	IO	pad								
C18	A17	I2C1_SCL PADCONFIG154 0x000F4268	I2C1_SCL	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			CPTS0_HW1TSPUSH	1	I	0								
			TIMER_IO0	2	IO	0								
			SPI2_CS1	3	IO	1								
			GPIO1_66	7	IO	pad								
B19	B18	I2C1_SDA PADCONFIG155 0x000F426C	I2C1_SDA	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			CPTS0_HW2TSPUSH	1	I	0								
			TIMER_IO1	2	IO	0								
			SPI2_CS2	3	IO	1								
			GPIO1_67	7	IO	pad								
B17	A14	MCAN0_RX PADCONFIG149 0x000F4254	MCAN0_RX	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			UART4_TXD	1	O									
			TIMER_IO3	2	IO	0								
			SYNC3_OUT	3	O									
			SPI4_CS2	6	IO	1								
			GPIO1_61	7	IO	pad								
			EQEP2_S	8	IO	0								
			UART0_RIn	9	I	1								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
A17	B13	MCAN0_TX PADCONFIG148 0x000F4250	MCAN0_TX	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			UART4_RXD	1	I	1								
			TIMER_IO2	2	IO	0								
			SYNC2_OUT	3	O									
			SPI4_CS1	6	IO	1								
			GPIO1_60	7	IO	pad								
			EQEP2_I	8	IO	0								
			UART0_DTRn	9	O									
D17	A15	MCAN1_RX PADCONFIG151 0x000F425C	MCAN1_RX	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			I2C3_SDA	1	IOD	1								
			ECAP2_IN_APWM_OUT	2	IO	0								
			OBSCCLK0	3	O									
			TIMER_IO5	4	IO	0								
			UART5_TXD	5	O									
			EHRPWM_SOCB	6	O									
			GPIO1_63	7	IO	pad								
			EQEP2_B	8	I	0								
			UART0_DSRn	9	I	1								
			OBSCCLK0	15	O									
C17	B14	MCAN1_TX PADCONFIG150 0x000F4258	MCAN1_TX	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			I2C3_SCL	1	IOD	1								
			ECAP1_IN_APWM_OUT	2	IO	0								
			SYSCLKOUT0	3	O									
			TIMER_IO4	4	IO	0								
			UART5_RXD	5	I	1								
			EHRPWM_SOCB	6	O									
			GPIO1_62	7	IO	pad								
			EQEP2_A	8	I	0								
			UART0_DCDn	9	I	1								
E9		MCU_I2C0_SCL MCU_PADCONFIG18 0x04084048	MCU_I2C0_SCL	0	IOD	1	Off / Off / Off	On / SS / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	I2C OD FS	
			MCU_GPIO0_18	7	IO	pad								
A10		MCU_I2C0_SDA MCU_PADCONFIG19 0x0408404C	MCU_I2C0_SDA	0	IOD	1	Off / Off / Off	On / SS / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	I2C OD FS	
			MCU_GPIO0_19	7	IO	pad								
A11		MCU_I2C1_SCL MCU_PADCONFIG20 0x04084050	MCU_I2C1_SCL	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_GPIO0_20	7	IO	pad								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
B10		MCU_I2C1_SDA	MCU_I2C1_SDA	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG21 0x04084054	MCU_GPIO0_21	7	IO	pad								
C21	D20	MCU_OSC0_XI	MCU_OSC0_XI		I					1.8 V	VDDSHV_MCU	Yes	HFOSC	
B20	C21	MCU_OSC0_XO	MCU_OSC0_XO		O					1.8 V	VDDSHV_MCU	Yes	HFOSC	
B21	C20	MCU_PORz MCU_PADCONFIG23 0x0408405C	MCU_PORz	0	I				0	1.8 V	VDDSHV_MCU	Yes	FS RESET	
B13	A6	MCU_RESETSTATz	MCU_RESETSTATz	0	O		Off / Low / Off	Off / SS / Off	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG24 0x04084060	MCU_GPIO0_22	7	IO	pad								
B12	A5	MCU_RESETz MCU_PADCONFIG22 0x04084058	MCU_RESETz	0	I		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
A20	B20	MCU_SAFETY_ERRORn MCU_PADCONFIG25 0x04084064	MCU_SAFETY_ERRORn	0	IO		Off / Off / Down	On / SS / Down	0	1.8 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
E6		MCU_SPI0_CLK	MCU_SPI0_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG2 0x04084008	MCU_GPIO0_11	7	IO	pad								
D7		MCU_SPI1_CLK	MCU_SPI1_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG7 0x0408401C	MCU_GPIO0_7	7	IO	pad								
D6		MCU_SPI0_CS0	MCU_SPI0_CS0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG0 0x04084000	MCU_GPIO0_13	7	IO	pad								
C6		MCU_SPI0_CS1 MCU_PADCONFIG1 0x04084004	MCU_SPI0_CS1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_OBSCCLK0	1	O									
			MCU_SYSCCLKOUT0	2	O									
			MCU_GPIO0_12	7	IO	pad								
E7		MCU_SPI0_D0 MCU_PADCONFIG3 0x0408400C	MCU_SPI0_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_GPIO0_10	7	IO	pad								
B6		MCU_SPI0_D1 MCU_PADCONFIG4 0x04084010	MCU_SPI0_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_GPIO0_4	7	IO	pad								
A7		MCU_SPI1_CS0 MCU_PADCONFIG5 0x04084014	MCU_SPI1_CS0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_GPIO0_5	7	IO	pad								
B7		MCU_SPI1_CS1 MCU_PADCONFIG6 0x04084018	MCU_SPI1_CS1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
			MCU_EXT_REFCLK0	1	I	0								
			MCU_GPIO0_6	7	IO	pad								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
C7		MCU_SPI1_D0	MCU_SPI1_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG8 0x04084020	MCU_GPIO0_8	7	IO	pad								
C8		MCU_SPI1_D1	MCU_SPI1_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG9 0x04084024	MCU_GPIO0_9	7	IO	pad								
D8	D4	MCU_UART0_CTSn	MCU_UART0_CTSn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG12 0x04084030	MCU_TIMER_IO0	1	IO	0								
			MCU_SPI0_CS2	2	IO	1								
			MCU_GPIO0_1	7	IO	pad								
E8	C2	MCU_UART0_RTSn	MCU_UART0_RTSn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG13 0x04084034	MCU_TIMER_IO1	1	IO	0								
			MCU_SPI1_CS2	2	IO	1								
			MCU_GPIO0_0	7	IO	pad								
A9	D6	MCU_UART0_RXD	MCU_UART0_RXD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG10 0x04084028	MCU_GPIO0_3	7	IO	pad								
A8	B2	MCU_UART0_TXD	MCU_UART0_TXD	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG11 0x0408402C	MCU_GPIO0_2	7	IO	pad								
B8		MCU_UART1_CTSn	MCU_UART1_CTSn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG16 0x04084040	MCU_TIMER_IO2	1	IO	0								
			MCU_SPI0_CS3	2	IO	1								
			MCU_GPIO0_16	7	IO	pad								
B9		MCU_UART1_RTSn	MCU_UART1_RTSn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG17 0x04084044	MCU_TIMER_IO3	1	IO	0								
			MCU_SPI1_CS3	2	IO	1								
			MCU_GPIO0_17	7	IO	pad								
C9		MCU_UART1_RXD	MCU_UART1_RXD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG14 0x04084038	MCU_GPIO0_14	7	IO	pad								
D9		MCU_UART1_TXD	MCU_UART1_TXD	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
		MCU_PADCONFIG15 0x0408403C	MCU_GPIO0_15	7	IO	pad								
F18		MMC0_CALPAD	MMC0_CALPAD		A					1.8 V	VDD5_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
G18		MMC0_CLK	MMC0_CLK		IO					1.8 V	VDD5_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
J21		MMC0_CMD	MMC0_CMD		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
G19		MMC0_DS	MMC0_DS		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
L20	J20	MMC1_CLK PADCONFIG163 0x000F428C	MMC1_CLK	0	IO		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	PU/PD
			UART2_CTSn	1	I	1								
			TIMER_IO4	2	IO	0								
			UART4_RXD	3	I	1								
			GPIO1_75	7	IO	pad								
J19	J21	MMC1_CMD PADCONFIG165 0x000F4294	MMC1_CMD	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	PU/PD
			UART2_RTSn	1	O									
			TIMER_IO5	2	IO	0								
			UART4_TXD	3	O									
			GPIO1_76	7	IO	pad								
D19	B17	MMC1_SDCD PADCONFIG166 0x000F4298	MMC1_SDCD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			UART3_CTSn	1	I	1								
			TIMER_IO6	2	IO	0								
			UART5_RXD	3	I	1								
			GPIO1_77	7	IO	pad								
C20	C16	MMC1_SDWP PADCONFIG167 0x000F429C	MMC1_SDWP	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			UART3_RTSn	1	O									
			TIMER_IO7	2	IO	0								
			UART5_TXD	3	O									
			GPIO1_78	7	IO	pad								
K20		MMC0_DAT0	MMC0_DAT0		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
J20		MMC0_DAT1	MMC0_DAT1		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
J18		MMC0_DAT2	MMC0_DAT2		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
J17		MMC0_DAT3	MMC0_DAT3		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
H17		MMC0_DAT4	MMC0_DAT4		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
H19		MMC0_DAT5	MMC0_DAT5		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
H18		MMC0_DAT6	MMC0_DAT6		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
G17		MMC0_DAT7	MMC0_DAT7		IO	1				1.8 V	VDDS_MMC0, VDD_MMC0, VDD_DLL_MMC0		eMMC PHY	PU/PD
K21	J18	MMC1_DAT0 PADCONFIG162 0x000F4288	MMC1_DAT0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_HW2TSPUSH	1	I	0								
			TIMER_IO3	2	IO	0								
			UART3_TXD	3	O									
			GPIO1_74	7	IO	pad								
L21	J19	MMC1_DAT1 PADCONFIG161 0x000F4284	MMC1_DAT1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_HW1TSPUSH	1	I	0								
			TIMER_IO2	2	IO	0								
			UART3_RXD	3	I	1								
			GPIO1_73	7	IO	pad								
K19	K20	MMC1_DAT2 PADCONFIG160 0x000F4280	MMC1_DAT2	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_TS_SYNC	1	O									
			TIMER_IO1	2	IO	0								
			UART2_TXD	3	O									
			GPIO1_72	7	IO	pad								
K18	K18	MMC1_DAT3 PADCONFIG159 0x000F427C	MMC1_DAT3	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_TS_COMP	1	O									
			TIMER_IO0	2	IO	0								
			UART2_RXD	3	I	1								
			GPIO1_71	7	IO	pad								
N20	P20	OSPI0_CLK PADCONFIG0 0x000F4000	OSPI0_CLK	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_0	7	IO	pad								
N19	P17	OSPI0_DQS PADCONFIG2 0x000F4008	OSPI0_DQS	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_2	7	IO	pad								
N21	M21	OSPI0_LBCLKO PADCONFIG1 0x000F4004	OSPI0_LBCLKO	0	IO	0	Off / Off / Off	On / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_1	7	IO	pad								
L19	L20	OSPI0_CSn0 PADCONFIG11 0x000F402C	OSPI0_CSn0	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_11	7	IO	pad								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
L18	M20	OSPI0_CSn1 PADCONFIG12 0x000F4030	OSPI0_CSn1	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_12	7	IO	pad								
K17		OSPI0_CSn2 PADCONFIG13 0x000F4034	OSPI0_CSn2	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			OSPI0_RESET_OUT1	2	O									
			GPIO0_13	7	IO	pad								
L17		OSPI0_CSn3 PADCONFIG14 0x000F4038	OSPI0_CSn3	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			OSPI0_RESET_OUT0	1	O									
			OSPI0_ECC_FAIL	2	I	1								
			GPIO0_14	7	IO	pad								
M19	L19	OSPI0_D0 PADCONFIG3 0x000F400C	OSPI0_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_3	7	IO	pad								
M18	N20	OSPI0_D1 PADCONFIG4 0x000F4010	OSPI0_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_4	7	IO	pad								
M20	L21	OSPI0_D2 PADCONFIG5 0x000F4014	OSPI0_D2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_5	7	IO	pad								
M21	N19	OSPI0_D3 PADCONFIG6 0x000F4018	OSPI0_D3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_6	7	IO	pad								
P21		OSPI0_D4 PADCONFIG7 0x000F401C	OSPI0_D4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_7	7	IO	pad								
P20		OSPI0_D5 PADCONFIG8 0x000F4020	OSPI0_D5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_8	7	IO	pad								
N18		OSPI0_D6 PADCONFIG9 0x000F4024	OSPI0_D6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_9	7	IO	pad								
M17		OSPI0_D7 PADCONFIG10 0x000F4028	OSPI0_D7	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	PU/PD
			GPIO0_10	7	IO	pad								
E17	D18	PORz_OUT PADCONFIG171 0x000F42AC	PORz_OUT	0	O		Off / Low / Off	Off / SS / Off	0	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
P3	D2	PRG0_MDIO0_MDC PADCONFIG129 0x000F4204	PRG0_MDIO0_MDC	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			GPIO1_41	7	IO	pad								
			GPMC0_A13	9	OZ									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
P2	E4	PRG0_MDIO0_MDIO PADCONFIG128 0x000F4200	PRG0_MDIO0_MDIO	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			GPIO1_40	7	IO	pad								
			GPMC0_A12	9	OZ									
Y1	J3	PRG0_PRU0_GPO0 PADCONFIG88 0x000F4160	PRG0_PRU0_GPO0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPIO	1	I	0								
			PRG0_RGMII1_RD0	2	I	0								
			PRG0_PWM3_A0	3	IO	0								
			GPIO1_0	7	IO	pad								
			UART2_CTSn	10	I	1								
R4	J4	PRG0_PRU0_GPO1 PADCONFIG89 0x000F4164	PRG0_PRU0_GPO1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI1	1	I	0								
			PRG0_RGMII1_RD1	2	I	0								
			PRG0_PWM3_B0	3	IO	1								
			GPIO1_1	7	IO	pad								
			UART2_TXD	10	O									
U2	G1	PRG0_PRU0_GPO2 PADCONFIG90 0x000F4168	PRG0_PRU0_GPO2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI2	1	I	0								
			PRG0_RGMII1_RD2	2	I	0								
			PRG0_PWM2_A0	3	IO	0								
			GPIO1_2	7	IO	pad								
			GPMC0_A0	9	OZ									
			UART2_RTSn	10	O									
V2	H1	PRG0_PRU0_GPO3 PADCONFIG91 0x000F416C	PRG0_PRU0_GPO3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI3	1	I	0								
			PRG0_RGMII1_RD3	2	I	0								
			PRG0_PWM3_A2	3	IO	0								
			GPIO1_3	7	IO	pad								
			UART3_CTSn	10	I	1								
AA2	K2	PRG0_PRU0_GPO4 PADCONFIG92 0x000F4170	PRG0_PRU0_GPO4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI4	1	I	0								
			PRG0_RGMII1_RX_CTL	2	I	0								
			PRG0_PWM2_B0	3	IO	1								
			GPIO1_4	7	IO	pad								
			GPMC0_A1	9	OZ									
			UART3_TXD	10	O									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
R3	F2	PRG0_PRU0_GPO5 PADCONFIG93 0x000F4174	PRG0_PRU0_GPO5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI5	1	I	0								
			PRG0_PWM3_B2	3	IO	1								
			GPIO1_5	7	IO	pad								
			UART3_RTSn	10	O									
T3	H2	PRG0_PRU0_GPO6 PADCONFIG94 0x000F4178	PRG0_PRU0_GPO6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI6	1	I	0								
			PRG0_RGMII1_RXC	2	I	0								
			PRG0_PWM3_A1	3	IO	0								
			GPIO1_6	7	IO	pad								
T1	E2	PRG0_PRU0_GPO7 PADCONFIG95 0x000F417C	PRG0_PRU0_GPO7	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI7	1	I	0								
			PRG0_IEP0_EDC_LATCH_IN1	2	I	0								
			PRG0_PWM3_B1	3	IO	1								
			CPTS0_HW2TSPUSH	4	I	0								
			CP_GEMAC_CPTS0_HW2TSPUSH	5	I	0								
			TIMER_IO6	6	IO	0								
			GPIO1_7	7	IO	pad								
T2	H5	PRG0_PRU0_GPO8 PADCONFIG96 0x000F4180	PRG0_PRU0_GPO8	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI8	1	I	0								
			PRG0_PWM2_A1	3	IO	0								
			GPIO1_8	7	IO	pad								
			GPMC0_A2	9	OZ									
W6	Y3	PRG0_PRU0_GPO9 PADCONFIG97 0x000F4184	PRG0_PRU0_GPO9	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI9	1	I	0								
			PRG0_UART0_CTSn	2	I	1								
			PRG0_PWM3_TZ_IN	3	I	0								
			RGMII1_RX_CTL	4	I	0								
			RMII1_RX_ER	5	I	0								
			PRG0_IEP0_EDIO_DATA_IN_OUT28	6	IO	0								
			GPIO1_9	7	IO	pad								
			UART2_RXD	10	I	1								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
AA5	U1	PRG0_PRU0_GPO10 PADCONFIG98 0x000F4188	PRG0_PRU0_GPO10	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI10	1	I	0								
			PRG0_UART0_RTSn	2	O									
			PRG0_PWM2_B1	3	IO	1								
			RGMII1_RXC	4	I	0								
			RMII_REF_CLK	5	I	0								
			PRG0_IEP0_EDIO_DATA_IN_OUT29	6	IO	0								
			GPIO1_10	7	IO	pad								
			UART3_RXD	10	I	1								
Y3	L1	PRG0_PRU0_GPO11 PADCONFIG99 0x000F418C	PRG0_PRU0_GPO11	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI11	1	I	0								
			PRG0_RGMII1_TD0	2	O									
			PRG0_PWM3_TZ_OUT	3	O									
			GPIO1_11	7	IO	pad								
			UART4_RXD	10	I	1								
AA3	K1	PRG0_PRU0_GPO12 PADCONFIG100 0x000F4190	PRG0_PRU0_GPO12	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI12	1	I	0								
			PRG0_RGMII1_TD1	2	O									
			PRG0_PWM0_A0	3	IO	0								
			GPIO1_12	7	IO	pad								
			GPMC0_A14	9	OZ									
R6	N1	PRG0_PRU0_GPO13 PADCONFIG101 0x000F4194	PRG0_PRU0_GPO13	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI13	1	I	0								
			PRG0_RGMII1_TD2	2	O									
			PRG0_PWM0_B0	3	IO	1								
			SPI3_D0	6	IO	0								
			GPIO1_13	7	IO	pad								
			GPMC0_A15	9	OZ									
V4	N2	PRG0_PRU0_GPO14 PADCONFIG102 0x000F4198	PRG0_PRU0_GPO14	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI14	1	I	0								
			PRG0_RGMII1_TD3	2	O									
			PRG0_PWM0_A1	3	IO	0								
			SPI3_D1	6	IO	0								
			GPIO1_14	7	IO	pad								
			GPMC0_A3	9	OZ									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
T5	N4	PRG0_PRU0_GPO15 PADCONFIG103 0x000F419C	PRG0_PRU0_GPO15	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI15	1	I	0								
			PRG0_RGMII1_TX_CTL	2	O									
			PRG0_PWM0_B1	3	IO	1								
			SPI3_CS1	6	IO	1								
			GPIO1_15	7	IO	pad								
			GPMC0_A16	9	OZ									
U4	N3	PRG0_PRU0_GPO16 PADCONFIG104 0x000F41A0	PRG0_PRU0_GPO16	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI16	1	I	0								
			PRG0_RGMII1_TXC	2	IO	0								
			PRG0_PWM0_A2	3	IO	0								
			SPI3_CLK	6	IO	0								
			GPIO1_16	7	IO	pad								
			GPMC0_A4	9	OZ									
U1	E1	PRG0_PRU0_GPO17 PADCONFIG105 0x000F41A4	PRG0_PRU0_GPO17	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI17	1	I	0								
			PRG0_IEP0_EDC_SYNC_OUT1	2	O									
			PRG0_PWM0_B2	3	IO	1								
			CPTS0_TS_SYNC	4	O									
			CP_GEMAC_CPTS0_TS_SYNC	5	O									
			SPI3_CS0	6	IO	1								
			GPIO1_17	7	IO	pad								
			TIMER_IO11	8	IO	0								
			GPMC0_A17	9	OZ									
V1	K4	PRG0_PRU0_GPO18 PADCONFIG106 0x000F41A8	PRG0_PRU0_GPO18	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI18	1	I	0								
			PRG0_IEP0_EDC_LATCH_IN0	2	I	0								
			PRG0_PWM0_TZ_IN	3	I	0								
			CPTS0_HW1TSPUSH	4	I	0								
			CP_GEMAC_CPTS0_HW1TSPUSH	5	I	0								
			EHRPWM8_A	6	IO	0								
			GPIO1_18	7	IO	pad								
			UART4_CTSn	8	I	1								
			GPMC0_A5	9	OZ									
			UART2_RXD	10	I	1								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
W1	G2	PRG0_PRU0_GPO19 PADCONFIG107 0x000F41AC	PRG0_PRU0_GPO19	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU0_GPI19	1	I	0								
			PRG0_IEP0_EDC_SYNC_OUT0	2	O									
			PRG0_PWM0_TZ_OUT	3	O									
			CPTS0_TS_COMP	4	O									
			CP_GEMAC_CPTS0_TS_COMP	5	O									
			EHRPWM8_B	6	IO	0								
			GPIO1_19	7	IO	pad								
			UART4_RTSn	8	O									
			GPMC0_A6	9	OZ									
			UART3_RXD	10	I	1								
Y2	L5	PRG0_PRU1_GPO0 PADCONFIG108 0x000F41B0	PRG0_PRU1_GPO0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI0	1	I	0								
			PRG0_RGMII2_RD0	2	I	0								
			GPIO1_20	7	IO	pad								
			EQEP0_A	8	I	0								
			UART5_CTSn	10	I	1								
W2	J2	PRG0_PRU1_GPO1 PADCONFIG109 0x000F41B4	PRG0_PRU1_GPO1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI1	1	I	0								
			PRG0_RGMII2_RD1	2	I	0								
			GPIO1_21	7	IO	pad								
			EQEP0_B	8	I	0								
			UART5_TXD	10	O									
V3	M2	PRG0_PRU1_GPO2 PADCONFIG110 0x000F41B8	PRG0_PRU1_GPO2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI2	1	I	0								
			PRG0_RGMII2_RD2	2	I	0								
			PRG0_PWM2_A2	3	IO	0								
			GPIO1_22	7	IO	pad								
			EQEP0_S	8	IO	0								
			UART5_RTSn	10	O									
T4	L2	PRG0_PRU1_GPO3 PADCONFIG111 0x000F41BC	PRG0_PRU1_GPO3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI3	1	I	0								
			PRG0_RGMII2_RD3	2	I	0								
			GPIO1_23	7	IO	pad								
			EQEP1_A	8	I	0								
			GPMC0_A18	9	OZ									
			UART6_CTSn	10	I	1								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
W3	L3	PRG0_PRU1_GPO4 PADCONFIG112 0x000F41C0	PRG0_PRU1_GPO4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI4	1	I	0								
			PRG0_RGMII2_RX_CTL	2	I	0								
			PRG0_PWM2_B2	3	IO	1								
			GPIO1_24	7	IO	pad								
			EQEP1_B	8	I	0								
			UART6_TXD	10	O									
P4	E3	PRG0_PRU1_GPO5 PADCONFIG113 0x000F41C4	PRG0_PRU1_GPO5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI5	1	I	0								
			GPIO1_25	7	IO	pad								
			EQEP1_S	8	IO	0								
			UART6_RTSn	10	O									
R5	F5	PRG0_PRU1_GPO6 PADCONFIG114 0x000F41C8	PRG0_PRU1_GPO6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI6	1	I	0								
			PRG0_RGMII2_RXC	2	I	0								
			GPIO1_26	7	IO	pad								
			EQEP2_A	8	I	0								
			GPMC0_A19	9	OZ									
			UART4_CTSn	10	I	1								
W5	T5	PRG0_PRU1_GPO7 PADCONFIG115 0x000F41CC	PRG0_PRU1_GPO7	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI7	1	I	0								
			PRG0_IEP1_EDC_LATCH_IN1	2	I	0								
			RGMII1_RD0	4	I	0								
			RMII1_RXD0	5	I	0								
			GPIO1_27	7	IO	pad								
			EQEP2_B	8	I	0								
			UART4_TXD	10	O									
R1	F4	PRG0_PRU1_GPO8 PADCONFIG116 0x000F41D0	PRG0_PRU1_GPO8	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI8	1	I	0								
			PRG0_PWM2_TZ_OUT	3	O									
			GPIO1_28	7	IO	pad								
			EQEP2_S	8	IO	0								
			UART4_RTSn	10	O									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
Y5	R2	PRG0_PRU1_GPO9 PADCONFIG117 0x000F41D4	PRG0_PRU1_GPO9	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI9	1	I	0								
			PRG0_UART0_RXD	2	I	1								
			RGMII1_RD1	4	I	0								
			RMII1_RXD1	5	I	0								
			PRG0_IEP0_EDIO_DATA_IN_OUT30	6	IO	0								
			GPIO1_29	7	IO	pad								
			EQEP0_I	8	IO	0								
			UART5_RXD	10	I	1								
V6	U2	PRG0_PRU1_GPO10 PADCONFIG118 0x000F41D8	PRG0_PRU1_GPO10	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI10	1	I	0								
			PRG0_UART0_TXD	2	O									
			PRG0_PWM2_TZ_IN	3	I	0								
			RGMII1_RD2	4	I	0								
			RMII1_TXD0	5	O									
			PRG0_IEP0_EDIO_DATA_IN_OUT31	6	IO	0								
			GPIO1_30	7	IO	pad								
			EQEP1_I	8	IO	0								
W4	P1	PRG0_PRU1_GPO11 PADCONFIG119 0x000F41DC	PRG0_PRU1_GPO11	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI11	1	I	0								
			PRG0_RGMII2_TD0	2	O									
			GPIO1_31	7	IO	pad								
			EQEP2_I	8	IO	0								
			UART4_RXD	10	I	1								
Y4	P2	PRG0_PRU1_GPO12 PADCONFIG120 0x000F41E0	PRG0_PRU1_GPO12	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI12	1	I	0								
			PRG0_RGMII2_TD1	2	O									
			PRG0_PWM1_A0	3	IO	0								
			GPIO1_32	7	IO	pad								
			EQEP2_B	8	I	0								
			GPMC0_A7	9	OZ									
			UART4_TXD	10	O									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
T6	T4	PRG0_PRU1_GPO13 PADCONFIG121 0x000F41E4	PRG0_PRU1_GPO13	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI13	1	I	0								
			PRG0_RGMII2_TD2	2	O									
			PRG0_PWM1_B0	3	IO	1								
			GPIO1_33	7	IO	pad								
			EQEP0_I	8	IO	0								
			GPMC0_A8	9	OZ									
			UART5_RXD	10	I	1								
U6	R5	PRG0_PRU1_GPO14 PADCONFIG122 0x000F41E8	PRG0_PRU1_GPO14	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI14	1	I	0								
			PRG0_RGMII2_TD3	2	O									
			PRG0_PWM1_A1	3	IO	0								
			GPIO1_34	7	IO	pad								
			EQEP1_I	8	IO	0								
			GPMC0_A9	9	OZ									
			UART6_RXD	10	I	1								
U5	M4	PRG0_PRU1_GPO15 PADCONFIG123 0x000F41EC	PRG0_PRU1_GPO15	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI15	1	I	0								
			PRG0_RGMII2_TX_CTL	2	O									
			PRG0_PWM1_B1	3	IO	1								
			GPIO1_35	7	IO	pad								
			GPMC0_A10	9	OZ									
			PRG0_ECAP0_IN_APWM_OUT	10	IO	0								
AA4	T3	PRG0_PRU1_GPO16 PADCONFIG124 0x000F41F0	PRG0_PRU1_GPO16	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI16	1	I	0								
			PRG0_RGMII2_TXC	2	IO	0								
			PRG0_PWM1_A2	3	IO	0								
			GPIO1_36	7	IO	pad								
			GPMC0_A11	9	OZ									
			PRG0_ECAP0_SYNC_OUT	10	O									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
V5	T1	PRG0_PRU1_GPO17 PADCONFIG125 0x000F41F4	PRG0_PRU1_GPO17	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI17	1	I	0								
			PRG0_IEP1_EDC_SYNC_OUT1	2	O									
			PRG0_PWM1_B2	3	IO	1								
			RGMII1_RD3	4	I	0								
			RMII1_TXD1	5	O									
			GPIO1_37	7	IO	pad								
			PRG0_ECAPH0_SYNC_OUT	8	O									
P5	D1	PRG0_PRU1_GPO18 PADCONFIG126 0x000F41F8	PRG0_PRU1_GPO18	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI18	1	I	0								
			PRG0_IEP1_EDC_LATCH_IN0	2	I	0								
			PRG0_PWM1_TZ_IN	3	I	0								
			MDIO0_MDIO	4	IO	0								
			RMII1_TX_EN	5	O									
			EHRPWM7_A	6	IO	0								
			GPIO1_38	7	IO	pad								
R2	F3	PRG0_PRU1_GPO19 PADCONFIG127 0x000F41FC	PRG0_PRU1_GPO19	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	PU/PD
			PRG0_PRU1_GPI19	1	I	0								
			PRG0_IEP1_EDC_SYNC_OUT0	2	O									
			PRG0_PWM1_TZ_OUT	3	O									
			MDIO0_MDC	4	O									
			RMII1_CRSDV	5	I	0								
			EHRPWM7_B	6	IO	0								
			GPIO1_39	7	IO	pad								
Y6	W1	PRG1_MDIO0_MDC PADCONFIG87 0x000F415C	PRG1_MDIO0_MDC	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			MDIO0_MDC	4	O									
			GPIO0_86	7	IO	pad								
AA6	V2	PRG1_MDIO0_MDIO PADCONFIG86 0x000F4158	PRG1_MDIO0_MDIO	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			MDIO0_MDIO	4	IO	0								
			GPIO0_85	7	IO	pad								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
Y7	V4	PRG1_PRU0_GPO0 PADCONFIG46 0x000F40B8	PRG1_PRU0_GPO0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI0	1	I	0								
			PRG1_RGMII1_RD0	2	I	0								
			PRG1_PWM3_A0	3	IO	0								
			GPIO0_45	7	IO	pad								
			GPMC0_AD16	8	IO	0								
U8	W5	PRG1_PRU0_GPO1 PADCONFIG47 0x000F40BC	PRG1_PRU0_GPO1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI1	1	I	0								
			PRG1_RGMII1_RD1	2	I	0								
			PRG1_PWM3_B0	3	IO	1								
			GPIO0_46	7	IO	pad								
			GPMC0_AD17	8	IO	0								
W8	AA4	PRG1_PRU0_GPO2 PADCONFIG48 0x000F40C0	PRG1_PRU0_GPO2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI2	1	I	0								
			PRG1_RGMII1_RD2	2	I	0								
			PRG1_PWM2_A0	3	IO	0								
			GPIO0_47	7	IO	pad								
			GPMC0_AD18	8	IO	0								
V8	Y5	PRG1_PRU0_GPO3 PADCONFIG49 0x000F40C4	PRG1_PRU0_GPO3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI3	1	I	0								
			PRG1_RGMII1_RD3	2	I	0								
			PRG1_PWM3_A2	3	IO	0								
			GPIO0_48	7	IO	pad								
			GPMC0_AD19	8	IO	0								
Y8	AA5	PRG1_PRU0_GPO4 PADCONFIG50 0x000F40C8	PRG1_PRU0_GPO4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI4	1	I	0								
			PRG1_RGMII1_RX_CTL	2	I	0								
			PRG1_PWM2_B0	3	IO	1								
			GPIO0_49	7	IO	pad								
			GPMC0_AD20	8	IO	0								
V13	U14	PRG1_PRU0_GPO5 PADCONFIG51 0x000F40CC	PRG1_PRU0_GPO5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI5	1	I	0								
			PRG1_PWM3_B2	3	IO	1								
			RGMII1_RX_CTL	4	I	0								
			GPIO0_50	7	IO	pad								
			GPMC0_AD21	8	IO	0								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
AA7	Y2	PRG1_PRU0_GPO6 PADCONFIG52 0x000F40D0	PRG1_PRU0_GPO6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI6	1	I	0								
			PRG1_RGMII1_RXC	2	I	0								
			PRG1_PWM3_A1	3	IO	0								
			GPIO0_51	7	IO	pad								
			GPMC0_AD22	8	IO	0								
U13	V13	PRG1_PRU0_GPO7 PADCONFIG53 0x000F40D4	PRG1_PRU0_GPO7	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI7	1	I	0								
			PRG1_IEP0_EDC_LATCH_IN1	2	I	0								
			PRG1_PWM3_B1	3	IO	1								
			CPTS0_HW2TSPUSH	4	I	0								
			CLKOUT0	5	O									
			TIMER_IO10	6	IO	0								
			GPIO0_52	7	IO	pad								
			GPMC0_AD23	8	IO	0								
W13	Y13	PRG1_PRU0_GPO8 PADCONFIG54 0x000F40D8	PRG1_PRU0_GPO8	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI8	1	I	0								
			PRG1_PWM2_A1	3	IO	0								
			RGMII1_RXC	4	I	0								
			GPIO0_53	7	IO	pad								
			GPMC0_AD24	8	IO	0								
U15	W16	PRG1_PRU0_GPO9 PADCONFIG55 0x000F40DC	PRG1_PRU0_GPO9	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI9	1	I	0								
			PRG1_UART0_CTSn	2	I	1								
			PRG1_PWM3_TZ_IN	3	I	0								
			RGMII1_TX_CTL	4	O									
			RMII1_RX_ER	5	I	0								
			PRG1_IEP0_EDIO_DATA_IN_OUT28	6	IO	0								
			GPIO0_54	7	IO	pad								
			GPMC0_AD25	8	IO	0								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
U14	W13	PRG1_PRU0_GPO10 PADCONFIG56 0x000F40E0	PRG1_PRU0_GPO10	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI10	1	I	0								
			PRG1_UART0_RTSn	2	O									
			PRG1_PWM2_B1	3	IO	1								
			RGMII1_TXC	4	IO	0								
			RMII_REF_CLK	5	I	0								
			PRG1_IEP0_EDIO_DATA_IN_OUT29	6	IO	0								
			GPIO0_55	7	IO	pad								
AA8	V5	PRG1_PRU0_GPO11 PADCONFIG57 0x000F40E4	PRG1_PRU0_GPO11	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI11	1	I	0								
			PRG1_RGMII1_TD0	2	O									
			PRG1_PWM3_TZ_OUT	3	O									
			GPIO0_56	7	IO	pad								
			GPMC0_AD27	8	IO	0								
U9	W2	PRG1_PRU0_GPO12 PADCONFIG58 0x000F40E8	PRG1_PRU0_GPO12	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI12	1	I	0								
			PRG1_RGMII1_TD1	2	O									
			PRG1_PWM0_A0	3	IO	0								
			GPIO0_57	7	IO	pad								
			GPMC0_AD28	8	IO	0								
W9	V6	PRG1_PRU0_GPO13 PADCONFIG59 0x000F40EC	PRG1_PRU0_GPO13	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI13	1	I	0								
			PRG1_RGMII1_TD2	2	O									
			PRG1_PWM0_B0	3	IO	1								
			GPIO0_58	7	IO	pad								
			GPMC0_AD29	8	IO	0								
AA9	AA7	PRG1_PRU0_GPO14 PADCONFIG60 0x000F40F0	PRG1_PRU0_GPO14	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI14	1	I	0								
			PRG1_RGMII1_TD3	2	O									
			PRG1_PWM0_A1	3	IO	0								
			GPIO0_59	7	IO	pad								
			GPMC0_AD30	8	IO	0								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
Y9	Y7	PRG1_PRU0_GPO15 PADCONFIG61 0x000F40F4	PRG1_PRU0_GPO15	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI15	1	I	0								
			PRG1_RGMII1_TX_CTL	2	O									
			PRG1_PWM0_B1	3	IO	1								
			GPIO0_60	7	IO	pad								
			GPMC0_AD31	8	IO	0								
V9	W6	PRG1_PRU0_GPO16 PADCONFIG62 0x000F40F8	PRG1_PRU0_GPO16	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI16	1	I	0								
			PRG1_RGMII1_TXC	2	IO	0								
			PRG1_PWM0_A2	3	IO	0								
			GPIO0_61	7	IO	pad								
			GPMC0_BE2n	8	O									
U7	T2	PRG1_PRU0_GPO17 PADCONFIG63 0x000F40FC	PRG1_PRU0_GPO17	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI17	1	I	0								
			PRG1_IEP0_EDC_SYNC_OUT1	2	O									
			PRG1_PWM0_B2	3	IO	1								
			CPTS0_TS_SYNC	4	O									
			TIMER_IO7	6	IO	0								
			GPIO0_62	7	IO	pad								
			GPMC0_A0	8	OZ									
V7	Y4	PRG1_PRU0_GPO18 PADCONFIG64 0x000F4100	PRG1_PRU0_GPO18	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI18	1	I	0								
			PRG1_IEP0_EDC_LATCH_IN0	2	I	0								
			PRG1_PWM0_TZ_IN	3	I	0								
			CPTS0_HW1TSPUSH	4	I	0								
			TIMER_IO8	6	IO	0								
			GPIO0_63	7	IO	pad								
			GPMC0_A1	8	OZ									
W7	U3	PRG1_PRU0_GPO19 PADCONFIG65 0x000F4104	PRG1_PRU0_GPO19	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU0_GPI19	1	I	0								
			PRG1_IEP0_EDC_SYNC_OUT0	2	O									
			PRG1_PWM0_TZ_OUT	3	O									
			CPTS0_TS_COMP	4	O									
			TIMER_IO9	6	IO	0								
			GPIO0_64	7	IO	pad								
			GPMC0_A2	8	OZ									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
W11	AA10	PRG1_PRU1_GPO0 PADCONFIG66 0x000F4108	PRG1_PRU1_GPO0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI0	1	I	0								
			PRG1_RGMII2_RD0	2	I	0								
			RGMII2_RD0	4	I	0								
			RMII2_RXD0	5	I	0								
			GPIO0_65	7	IO	pad								
			GPMC0_A3	8	OZ									
V11	Y10	PRG1_PRU1_GPO1 PADCONFIG67 0x000F410C	PRG1_PRU1_GPO1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI1	1	I	0								
			PRG1_RGMII2_RD1	2	I	0								
			RGMII2_RD1	4	I	0								
			RMII2_RXD1	5	I	0								
			GPIO0_66	7	IO	pad								
			GPMC0_A4	8	OZ									
AA12	Y11	PRG1_PRU1_GPO2 PADCONFIG68 0x000F4110	PRG1_PRU1_GPO2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI2	1	I	0								
			PRG1_RGMII2_RD2	2	I	0								
			PRG1_PWM2_A2	3	IO	0								
			RGMII2_RD2	4	I	0								
			GPIO0_67	7	IO	pad								
			GPMC0_A5	8	OZ									
Y12	V12	PRG1_PRU1_GPO3 PADCONFIG69 0x000F4114	PRG1_PRU1_GPO3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI3	1	I	0								
			PRG1_RGMII2_RD3	2	I	0								
			RGMII2_RD3	4	I	0								
			GPIO0_68	7	IO	pad								
			GPMC0_A6	8	OZ									
W12	Y12	PRG1_PRU1_GPO4 PADCONFIG70 0x000F4118	PRG1_PRU1_GPO4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI4	1	I	0								
			PRG1_RGMII2_RX_CTL	2	I	0								
			PRG1_PWM2_B2	3	IO	1								
			RGMII2_RX_CTL	4	I	0								
			RMII2_RX_ER	5	I	0								
			GPIO0_69	7	IO	pad								
			GPMC0_A7	8	OZ									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
AA13	AA11	PRG1_PRU1_GPO5 PADCONFIG71 0x000F411C	PRG1_PRU1_GPO5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI5	1	I	0								
			RGMI1_RD0	4	I	0								
			GPIO0_70	7	IO	pad								
			GPMC0_A8	8	OZ									
U11	V10	PRG1_PRU1_GPO6 PADCONFIG72 0x000F4120	PRG1_PRU1_GPO6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI6	1	I	0								
			PRG1_RGMII2_RXC	2	I	0								
			RGMI2_RXC	4	I	0								
			GPIO0_71	7	IO	pad								
V15	Y14	PRG1_PRU1_GPO7 PADCONFIG73 0x000F4124	GPMC0_A9	8	OZ		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPO7	0	IO	0								
			PRG1_PRU1_GPI7	1	I	0								
			PRG1_IEP1_EDC_LATCH_IN1	2	I	0								
			RGMI1_TD0	4	O									
			RMII1_RXD0	5	I	0								
			SPI3_CS3	6	IO	1								
			GPIO0_72	7	IO	pad								
U12	W11	PRG1_PRU1_GPO8 PADCONFIG74 0x000F4128	GPMC0_A10	8	OZ		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPO8	0	IO	0								
			PRG1_PRU1_GPI8	1	I	0								
			PRG1_PWM2_TZ_OUT	3	O									
			RGMI1_RD1	4	I	0								
V14	Y16	PRG1_PRU1_GPO9 PADCONFIG75 0x000F412C	GPIO0_73	7	IO	pad	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			GPMC0_A11	8	OZ									
			PRG1_PRU1_GPO9	0	IO	0								
			PRG1_PRU1_GPI9	1	I	0								
			PRG1_UART0_RXD	2	I	1								
			RGMI1_TD1	4	O									
			RMII1_RXD1	5	I	0								
			PRG1_IEP0_EDIO_DATA_IN_OUT30	6	IO	0								
			GPIO0_74	7	IO	pad	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			GPMC0_A12	8	OZ									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
W14	U13	PRG1_PRU1_GPO10 PADCONFIG76 0x000F4130	PRG1_PRU1_GPO10	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI10	1	I	0								
			PRG1_UART0_TXD	2	O									
			PRG1_PWM2_TZ_IN	3	I	0								
			RGMII1_TD2	4	O									
			RMII1_TXD0	5	O									
			PRG1_IEP0_EDIO_DATA_IN_OUT31	6	IO	0								
			GPI00_75	7	IO	pad								
AA10	Y6	PRG1_PRU1_GPO11 PADCONFIG77 0x000F4134	GPMC0_A13	8	OZ		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPO11	0	IO	0								
			PRG1_PRU1_GPI11	1	I	0								
			PRG1_RGMII2_TD0	2	O									
			RGMII2_TD0	4	O									
			RMII2_TXD0	5	O									
			GPI00_76	7	IO	pad								
V10	AA8	PRG1_PRU1_GPO12 PADCONFIG78 0x000F4138	GPMC0_A14	8	OZ		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPO12	0	IO	0								
			PRG1_PRU1_GPI12	1	I	0								
			PRG1_RGMII2_TD1	2	O									
			PRG1_PWM1_A0	3	IO	0								
			RGMII2_TD1	4	O									
			RMII2_TXD1	5	O									
U10	Y9	PRG1_PRU1_GPO13 PADCONFIG79 0x000F413C	GPI00_77	7	IO	pad	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			GPMC0_A15	8	OZ									
			PRG1_PRU1_GPO13	0	IO	0								
			PRG1_PRU1_GPI13	1	I	0								
			PRG1_RGMII2_TD2	2	O									
			PRG1_PWM1_B0	3	IO	1								
			RGMII2_TD2	4	O									
			RMII2_CRS_DV	5	I	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			GPI00_78	7	IO	pad								
			GPMC0_A16	8	OZ									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
AA11	W9	PRG1_PRU1_GPO14 PADCONFIG80 0x000F4140	PRG1_PRU1_GPO14	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI14	1	I	0								
			PRG1_RGMII2_TD3	2	O									
			PRG1_PWM1_A1	3	IO	0								
			RGMII2_TD3	4	O									
			GPIO0_79	7	IO	pad								
			GPMC0_A17	8	OZ									
Y11	V9	PRG1_PRU1_GPO15 PADCONFIG81 0x000F4144	PRG1_PRU1_GPO15	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI15	1	I	0								
			PRG1_RGMII2_TX_CTL	2	O									
			PRG1_PWM1_B1	3	IO	1								
			RGMII2_TX_CTL	4	O									
			RMII2_TX_EN	5	O									
			GPIO0_80	7	IO	pad								
Y10	Y8	PRG1_PRU1_GPO16 PADCONFIG82 0x000F4148	PRG1_PRU1_GPO16	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI16	1	I	0								
			PRG1_RGMII2_TXC	2	IO	0								
			PRG1_PWM1_A2	3	IO	0								
			RGMII2_TXC	4	IO	0								
			GPIO0_81	7	IO	pad								
			GPMC0_A19	8	OZ									
AA14	AA14	PRG1_PRU1_GPO17 PADCONFIG83 0x000F414C	PRG1_PRU1_GPO17	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI17	1	I	0								
			PRG1_IEP1_EDC_SYNC_OUT1	2	O									
			PRG1_PWM1_B2	3	IO	1								
			RGMII1_TD3	4	O									
			RMII1_TXD1	5	O									
			GPIO0_19	7	IO	pad								
			GPMC0_BE3n	8	O									
			PRG1_ECAP0_SYNC_OUT	9	O									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
Y13	Y15	PRG1_PRU1_GPO18 PADCONFIG84 0x000F4150	PRG1_PRU1_GPO18	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI18	1	I	0								
			PRG1_IEP1_EDC_LATCH_IN0	2	I	0								
			PRG1_PWM1_TZ_IN	3	I	0								
			RGMII1_RD2	4	I	0								
			RMII1_TX_EN	5	O									
			GPIO0_20	7	IO	pad								
			UART5_CTSn	8	I	1								
			PRG1_ECAP0_SYNC_IN	9	I	0								
V12	AA13	PRG1_PRU1_GPO19 PADCONFIG85 0x000F4154	PRG1_PRU1_GPO19	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	PU/PD
			PRG1_PRU1_GPI19	1	I	0								
			PRG1_IEP1_EDC_SYNC_OUT0	2	O									
			PRG1_PWM1_TZ_OUT	3	O									
			RGMII1_RD3	4	I	0								
			RMII1_CRD_DV	5	I	0								
			SPI3_CS2	6	IO	1								
			GPIO0_84	7	IO	pad								
			UART5_RTSn	8	O									
			PRG1_ECAP0_IN_APWM_OUT	9	IO	0								
F16	E19	RESETSTATz PADCONFIG169 0x000F42A4	RESETSTATz	0	O		Off / Low / Off	Off / SS / Off	0	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
E18	C17	RESET_REQz PADCONFIG168 0x000F42A0	RESET_REQz	0	I		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
H16	H11	RSVD0	RSVD0		RSVD									
D21	J13	RSVD1	RSVD1		RSVD									
G13		RSVD2	RSVD2		RSVD									
F17		RSVD3	RSVD3		RSVD									
W15		RSVD4	RSVD4		RSVD									
V16		RSVD5	RSVD5		RSVD									
K2		RSVD6	RSVD6		RSVD									
K1		RSVD7	RSVD7		RSVD									
F12		RSVD8	RSVD8		RSVD									
T13		SERDES0_REXT	SERDES0_REXT		A					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES 0, VDDA_0P85_SERDES 0_C		SERDES	

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
W16		SERDES0_REFCLK0N	SERDES0_REFCLK0N		IO					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C		SERDES	
W17		SERDES0_REFCLK0P	SERDES0_REFCLK0P		IO					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C		SERDES	
Y15		SERDES0_RX0_N	SERDES0_RX0_N		I					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C		SERDES	
Y16		SERDES0_RX0_P	SERDES0_RX0_P		I					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C		SERDES	
AA16		SERDES0_TX0_N	SERDES0_TX0_N		O					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C		SERDES	
AA17		SERDES0_TX0_P	SERDES0_TX0_P		O					1.8 V	VDDA_1P8_SERDES0, VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C		SERDES	
D13	B8	SPI0_CLK PADCONFIG132 0x000F4210	SPI0_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			GPIO1_44	7	IO	pad								
C14		SPI1_CLK PADCONFIG137 0x000F4224	SPI1_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			EHRPWM6_SYNCI	3	I	0								
			GPIO1_49	7	IO	pad								
D12		SPI0_CS0 PADCONFIG130 0x000F4208	SPI0_CS0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			GPIO1_42	7	IO	pad								
C13	B7	SPI0_CS1 PADCONFIG131 0x000F420C	SPI0_CS1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			CPTS0_TS_COMP	1	O									
			I2C2_SCL	2	IOD	1								
			TIMER_IO10	3	IO	0								
			PRG0_IEP0_EDIO_OUTVALID	4	O									
			UART6_RXD	5	I	1								
			ADC_EXT_TRIGGER0	6	I	0								
			GPIO1_43	7	IO	pad								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
A13	A8	SPI0_D0 PADCONFIG133 0x000F4214	SPI0_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			GPIO1_45	7	IO	pad								
A14	C9	SPI0_D1 PADCONFIG134 0x000F4218	SPI0_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			GPIO1_46	7	IO	pad								
B14		SPI1_CS0 PADCONFIG135 0x000F421C	SPI1_CS0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			EHRPWM6_A	3	IO	0								
			GPIO1_47	7	IO	pad								
D14		SPI1_CS1 PADCONFIG136 0x000F4220	SPI1_CS1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			CPTS0_TS_SYNC	1	O									
			I2C2_SDA	2	IOD	1								
			PRG1_IEP0_EDIO_OUTVALID	4	O									
			UART6_TXD	5	O									
			ADC_EXT_TRIGGER1	6	I	0								
			GPIO1_48	7	IO	pad								
B15		SPI1_D0 PADCONFIG138 0x000F4228	SPI1_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			EHRPWM6_SYNCO	3	O									
			GPIO1_50	7	IO	pad								
A15		SPI1_D1 PADCONFIG139 0x000F422C	SPI1_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			EHRPWM6_B	3	IO	0								
			GPIO1_51	7	IO	pad								
B11	C6	TCK MCU_PADCONFIG26 0x04084068	TCK	0	I		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
C11	A3	TDI MCU_PADCONFIG28 0x04084070	TDI	0	I		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
A12	B5	TDO MCU_PADCONFIG29 0x04084074	TDO	0	OZ		Off / Off / Up	Off / SS / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
C12	B4	TMS MCU_PADCONFIG30 0x04084078	TMS	0	I		On / Off / Up	On / Off / Up	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD
D11	B6	TRSTn MCU_PADCONFIG27 0x0408406C	TRSTn	0	I		On / Off / Down	On / Off / Down	0	1.8 V/3.3 V	VDDSHV_MCU	Yes	LVCMOS	PU/PD

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
B16	B9	UART0_CTSn PADCONFIG142 0x000F4238	UART0_CTSn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI0_CS2	1	IO	1								
			ADC_EXT_TRIGGER0	2	I	0								
			UART2_RXD	3	I	1								
			TIMER_IO6	4	IO	0								
			SPI4_CLK	6	IO	0								
			GPIO1_54	7	IO	pad								
			EQEP0_S	8	IO	0								
			CP_GEMAC_CPTS0_TS_SYNC	9	O									
A16	A9	UART0_RTSn PADCONFIG143 0x000F423C	UART0_RTSn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI0_CS3	1	IO	1								
			UART2_TXD	3	O									
			TIMER_IO7	4	IO	0								
			SPI4_D0	6	IO	0								
			GPIO1_55	7	IO	pad								
			EQEP0_I	8	IO	0								
D15	B10	UART0_RXD PADCONFIG140 0x000F4230	UART0_RXD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI2_D0	2	IO	0								
			GPIO1_52	7	IO	pad								
			EQEP0_A	8	I	0								
C16	B11	UART0_TXD PADCONFIG141 0x000F4234	UART0_TXD	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI2_D1	2	IO	0								
			GPIO1_53	7	IO	pad								
			EQEP0_B	8	I	0								
D16	C11	UART1_CTSn PADCONFIG146 0x000F4248	UART1_CTSn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI1_CS2	1	IO	1								
			ADC_EXT_TRIGGER1	2	I	0								
			PCIE0_CLKREQn	3	IO	0								
			UART3_RXD	4	I	1								
			CP_GEMAC_CPTS0_TS_SYNC	5	O									
			SPI4_D1	6	IO	0								
			GPIO1_58	7	IO	pad								
			EQEP1_S	8	IO	0								

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
E16	A11	UART1_RTSn PADCONFIG147 0x000F424C	UART1_RTSn	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI1_CS3	1	IO	1								
			UART3_TXD	4	O									
			CP_GEMAC_CPTS0_HW2TSPUSH	5	I	0								
			SPI4_CS0	6	IO	1								
			GPIO1_59	7	IO	pad								
			EQEP1_I	8	IO	0								
E15	B12	UART1_RXD PADCONFIG144 0x000F4240	UART1_RXD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI2_CS0	2	IO	1								
			CP_GEMAC_CPTS0_TS_COMP	5	O									
			GPIO1_56	7	IO	pad								
			EQEP1_A	8	I	0								
E14	A12	UART1_TXD PADCONFIG145 0x000F4244	UART1_TXD	0	O		Off / Off / Off	Off / Off / Off	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			SPI2_CLK	2	IO	0								
			CP_GEMAC_CPTS0_HW1TSPUSH	5	I	0								
			GPIO1_57	7	IO	pad								
			EQEP1_B	8	I	0								
AA20	AA17	USB0_DM	USB0_DM		IO					1.8 V/3.3 V	VDDA_3P3_USB0, VDDA_1P8_USB0, VDDA_0P85_USB0		USB2PHY	
AA19	AA16	USB0_DP	USB0_DP		IO					1.8 V/3.3 V	VDDA_3P3_USB0, VDDA_1P8_USB0, VDDA_0P85_USB0		USB2PHY	
E19	B19	USB0_DRVVBUS PADCONFIG170 0x000F42A8	USB0_DRVVBUS	0	O		Off / Off / Down	Off / Off / Down	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	PU/PD
			GPIO1_79	7	IO	pad								
U16	Y17	USB0_ID	USB0_ID		A					1.8 V/3.3 V	VDDA_3P3_USB0, VDDA_1P8_USB0, VDDA_0P85_USB0		USB2PHY	
U17	W17	USB0_RCALIB	USB0_RCALIB		A					1.8 V/3.3 V	VDDA_3P3_USB0, VDDA_1P8_USB0, VDDA_0P85_USB0		USB2PHY	
T14	V18	USB0_VBUS	USB0_VBUS		A					1.8 V/3.3 V	VDDA_3P3_USB0, VDDA_1P8_USB0, VDDA_0P85_USB0		USB2PHY	
P12		VDDA_0P85_SERDES0	VDDA_0P85_SERDES0		PWR									
P11		VDDA_0P85_SERDES0_C	VDDA_0P85_SERDES0_C		PWR									
T12	V16	VDDA_0P85_USB0	VDDA_0P85_USB0		PWR									
R14		VDDA_1P8_SERDES0	VDDA_1P8_SERDES0		PWR									
R15	U15	VDDA_1P8_USB0	VDDA_1P8_USB0		PWR									
H15	K15	VDDA_3P3_SDIO	VDDA_3P3_SDIO		PWR									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
R13	U16	VDDA_3P3_USB0	VDDA_3P3_USB0		PWR									
J13	G17, H17	VDDA_ADC	VDDA_ADC		PWR									
K12	H14	VDDA_MCU	VDDA_MCU		PWR									
N12	N12	VDDA_PLL0	VDDA_PLL0		PWR									
H9	G9	VDDA_PLL1	VDDA_PLL1		PWR									
J11	G12	VDDA_PLL2	VDDA_PLL2		PWR									
G11	G11	VDDA_TEMP0	VDDA_TEMP0		PWR									
L11	M11	VDDA_TEMP1	VDDA_TEMP1		PWR									
L10	G5, G6, J10, J12, P14, P8, R10	VDDR_CORE	VDDR_CORE		PWR									
F11	C13, D13, E14	VDDSHV0	VDDSHV0		PWR									
M7	L6, M6, P5, P6	VDDSHV1	VDDSHV1		PWR									
R8	T11, T8, U11, U7, U8	VDDSHV2	VDDSHV2		PWR									
P14	R17, T17	VDDSHV3	VDDSHV3		PWR									
M14	N16, N17	VDDSHV4	VDDSHV4		PWR									
L14	L16, L17	VDDSHV5	VDDSHV5		PWR									
F9	E7, E8, E9	VDDSHV_MCU	VDDSHV_MCU		PWR									
F7		VDDS_DDR	VDDS_DDR		PWR									
J8		VDDS_DDR_C	VDDS_DDR_C		PWR									
J15		VDDS_MMC0	VDDS_MMC0		PWR									
H13	F18	VDDS_OSC	VDDS_OSC		PWR									
J10	F11, G10, H15, H8, J9, K11, K14, L13, L9, M14, M8, N10, N9, R12, R13, R9	VDD_CORE	VDD_CORE		PWR									
H14		VDD_DLL_MMC0	VDD_DLL_MMC0		PWR									
K13		VDD_MMC0	VDD_MMC0		PWR									
K16		VMON_1P8_MCU	VMON_1P8_MCU		A									
E12	F14	VMON_1P8_SOC	VMON_1P8_SOC		A									
F13		VMON_3P3_MCU	VMON_3P3_MCU		A									
F14	E15	VMON_3P3_SOC	VMON_3P3_SOC		A									
K10	G13	VMON_VSYS	VMON_VSYS		A									

表 6-1. Pin Attributes (ALV, ALX Packages) (continued)

ALV BALL NUMBER [1]	ALX BALL NUMBER [1]	BALL NAME [2]/ PADCONFIG REGISTER [15]/ PADCONFIG ADDRESS [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET [7]	BALL STATE AFTER RESET [8]	MUX MODE AFTER RESET [9]	IO VOLTAGE [10]	POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL TYPE [14]
G15	E16	VPP	VPP		PWR									
A1, A21, AA1, AA15, AA18, AA21, C10, C15, C3, D1, E11, E13, F10, F15, F8, G1, G16, G3, G7, G9, H11, H20, H21, H6, H8, J14, J16, J7, J9, K6, K8, L1, L16, L3, L7, L9, M10, M12, M6, M8, N11, N13, N15, N7, N9, P1, P10, P18, P6, P8, R12, R7, R9, T10, T11, T15, T16, T8, U3, V17, W10, W18, Y14, Y17, Y19	A1, A2, A20, A21, AA1, AA2, AA20, AA21, B1, B21, D10, D16, D17, E11, E13, E6, F17, F8, G16, H16, H6, H7, J11, J16, J5, J6, K16, K6, K7, K8, L10, L11, L12, M15, M16, M7, N11, N13, N6, P11, P15, P16, P7, R11, R6, T14, U6, Y1, Y21	VSS	VSS		GND									

6.3 Signal Descriptions

Many signals are available on multiple pins, according to the software configuration of the pin multiplexing options.

The following list describes the column headers:

1. **SIGNAL NAME:** The name of the signal passing through the pin.

备注

Signal names and descriptions provided in each Signal Descriptions table, represent the pin multiplexed signal function which is implemented at the pin and selected via PADCONFIG registers. Device subsystems may provide secondary multiplexing of signal functions, which are not described in these tables. For more information on secondary multiplexed signal functions, see the respective peripheral chapter of the device TRM.

2. **PIN TYPE:** Signal direction and type:

Signal Type	Description
I	Input
O	Output
IO	Input, Output, or simultaneously Input and Output
IOD	Input, Output, or simultaneously Input and Output, with open-drain output function
IOZ	Input, Output, or simultaneously Input and Output, with three-state output function
OZ	Output with three-state output function
A	Analog
PWR	Power
GND	Ground
CAP	LDO Capacitor

3. **DESCRIPTION:** Description of the signal
4. **BALL:** Ball number(s) associated with signal

For more information on the I/O cell configurations, see the *Pad Configuration Registers* section within the *Device Configuration* chapter of the device TRM.

6.3.1 AM243x_ALX Package - Unsupported Interfaces and Signals

备注

The following signals **are not supported** by the AM243x_ALX device package. In some cases, the entire peripheral *cannot* be used due to critical interface signal unavailability.

表 6-2. AM243x_ALX Package - Unsupported Peripheral Interfaces and Signals Table

MAIN DOMAIN	MCU DOMAIN
PERIPHERAL INSTANCES ⁽¹⁾	
• DDRSS0* • EHRPWM4* • EHRPWM6* • FSI_TX1* • FSI_RX4* • FSI_RX5* • GPMC0* • I2C2* • MMC0* • SERDES0* • SPI1*	• MCU_I2C0* • MCU_I2C1* • MCU_SPI0* • MCU_SPI1* • MCU_UART1*
GPIO SIGNALS	
• GPIO0_[7:10] • GPIO0_[13:14] • GPIO0_[31:35] • GPIO0_[37:44] • GPIO1_42 • GPIO1_[47:51] • GPIO1_68 • GPIO1_70	• MCU_GPIO[4:21]
MISCELLANEOUS SIGNALS	
• CP_GEMAC_CPTS0_RFT_CLK • CPTS0_RFT_CLK • ECAP0_IN_APWM_OUT • EHRPWM5_B • EXTINTn • GPMC0_FCLK_MUX • OSPI0_D[4:7] • OSPI0_RESET_OUT[0:1] • OSPI0_CS_n[2:3] • OSPI0_ECC_FAIL • PRG1_IEP0_EDIO_OUTVALID • SYNC0 • TRACE[14:23]	• MCU_EXT_REFCLK0 • MCU_SYSCLKOUT0 • MCU_TIMER_IO[2:3]

(1) * denotes the **entire peripheral instance** is **not supported** for the AM243x_ALX device package.

6.3.2 ADC

MAIN Domain Instances

表 6-3. ADC0 Signal Descriptions

Signal Name [1] ⁽²⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
ADC0_AIN0 ⁽¹⁾	A	ADC Analog Input 0 / GPIO1_80 (Input Only)	G20	H21
ADC0_AIN1 ⁽¹⁾	A	ADC Analog Input 1 / GPIO1_81 (Input Only)	F20	F19
ADC0_AIN2 ⁽¹⁾	A	ADC Analog Input 2 / GPIO1_82 (Input Only)	E21	F21
ADC0_AIN3 ⁽¹⁾	A	ADC Analog Input 3 / GPIO1_83 (Input Only)	D20	F20
ADC0_AIN4 ⁽¹⁾	A	ADC Analog Input 4 / GPIO1_84 (Input Only)	G21	H20
ADC0_AIN5 ⁽¹⁾	A	ADC Analog Input 5 / GPIO1_85 (Input Only)	F21	E21
ADC0_AIN6 ⁽¹⁾	A	ADC Analog Input 6 / GPIO1_86 (Input Only)	F19	G20
ADC0_AIN7 ⁽¹⁾	A	ADC Analog Input 7 / GPIO1_87 (Input Only)	E20	E20
ADC_EXT_TRIGGER0	I	ADC Trigger Input	B16, C13	B7, B9
ADC_EXT_TRIGGER1	I	ADC Trigger Input	D14, D16	C11

(1) Only digital **input** signals are supported when configured as GPIO.

(2) The digital GPI functionality of these pins are controlled by the CTRLMMR_ADC0_CTRL[16] - GPI_MODE_EN register bit.

6.3.3 CPSW

MAIN Domain Instances

表 6-4. CPSW3G0 RGMII1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
RGMII1_RXC	I	RGMII Receive Clock	AA5, W13	U1, Y13
RGMII1_RX_CTL	I	RGMII Receive Control	V13, W6	U14, Y3
RGMII1_TXC	IO	RGMII Transmit Clock	U14	W13
RGMII1_TX_CTL	O	RGMII Transmit Control	U15	W16
RGMII1_RD0	I	RGMII Receive Data 0	AA13, W5	AA11, T5
RGMII1_RD1	I	RGMII Receive Data 1	U12, Y5	R2, W11
RGMII1_RD2	I	RGMII Receive Data 2	V6, Y13	U2, Y15
RGMII1_RD3	I	RGMII Receive Data 3	V12, V5	AA13, T1
RGMII1_TD0	O	RGMII Transmit Data 0	V15	Y14
RGMII1_TD1	O	RGMII Transmit Data 1	V14	Y16
RGMII1_TD2	O	RGMII Transmit Data 2	W14	U13
RGMII1_TD3	O	RGMII Transmit Data 3	AA14	AA14

表 6-5. CPSW3G0 RGMII2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
RGMII2_RXC	I	RGMII Receive Clock	U11	V10
RGMII2_RX_CTL	I	RGMII Receive Control	W12	Y12
RGMII2_TXC	IO	RGMII Transmit Clock	Y10	Y8
RGMII2_TX_CTL	O	RGMII Transmit Control	Y11	V9
RGMII2_RD0	I	RGMII Receive Data 0	W11	AA10
RGMII2_RD1	I	RGMII Receive Data 1	V11	Y10
RGMII2_RD2	I	RGMII Receive Data 2	AA12	Y11
RGMII2_RD3	I	RGMII Receive Data 3	Y12	V12
RGMII2_TD0	O	RGMII Transmit Data 0	AA10	Y6
RGMII2_TD1	O	RGMII Transmit Data 1	V10	AA8
RGMII2_TD2	O	RGMII Transmit Data 2	U10	Y9
RGMII2_TD3	O	RGMII Transmit Data 3	AA11	W9

表 6-6. CPSW3G0 RMII1 and RMII2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
RMII1_CRS_DV	I	RMII Carrier Sense / Data Valid	R2, V12	AA13, F3
RMII1_RX_ER	I	RMII Receive Data Error	U15, W6	W16, Y3
RMII1_TX_EN	O	RMII Transmit Enable	P5, Y13	D1, Y15
RMII2_CRS_DV	I	RMII Carrier Sense / Data Valid	U10	Y9
RMII2_RX_ER	I	RMII Receive Data Error	W12	Y12
RMII2_TX_EN	O	RMII Transmit Enable	Y11	V9
RMII1_RXD0	I	RMII Receive Data 0	V15, W5	T5, Y14
RMII1_RXD1	I	RMII Receive Data 1	V14, Y5	R2, Y16
RMII1_TXD0	O	RMII Transmit Data 0	V6, W14	U13, U2
RMII1_TXD1	O	RMII Transmit Data 1	AA14, V5	AA14, T1
RMII2_RXD0	I	RMII Receive Data 0	W11	AA10
RMII2_RXD1	I	RMII Receive Data 1	V11	Y10
RMII2_TXD0	O	RMII Transmit Data 0	AA10	Y6
RMII2_TXD1	O	RMII Transmit Data 1	V10	AA8
RMII_REF_CLK ⁽¹⁾	I	RMII Reference Clock	AA5, U14	U1, W13

(1) RMII_REF_CLK is common to both RMII1 and RMII2.

6.3.3.1.1 CPSW3G IOSETs

表 6-7 defines valid pin combinations of each CPSW3G MDIO0 IOSET.

表 6-7. CPSW3G MDIO0 IOSETs

SIGNALS	IOSET1		IOSET2	
	BALL NAME	MUXMODE	BALL NAME	MUXMODE
MDIO0_MDIO	PRG0_PRU1_GPO18	4	PRG1_MDIO0_MDIO	4
MDIO0_MDC	PRG0_PRU1_GPO19	4	PRG1_MDIO0_MDC	4

表 6-8 defines valid pin combinations of each CPSW3G RMII1 and RMII2 IOSET.

表 6-8. CPSW3G RMII1 and RMII2 IOSETs

SIGNALS	IOSET1		IOSET2	
	BALL NAME	MUXMODE	BALL NAME	MUXMODE
RMII_REF_CLK ⁽¹⁾	PRG1_PRU0_GPO10	5	PRG0_PRU0_GPO10	5
RMII1_CRS_DV	PRG1_PRU1_GPO19	5	PRG0_PRU1_GPO19	5
RMII1_RX_ER	PRG1_PRU0_GPO9	5	PRG0_PRU0_GPO9	5
RMII1_RXD0	PRG1_PRU1_GPO7	5	PRG0_PRU1_GPO7	5
RMII1_RXD1	PRG1_PRU1_GPO9	5	PRG0_PRU1_GPO9	5
RMII1_TXD0	PRG1_PRU1_GPO10	5	PRG0_PRU1_GPO10	5
RMII1_TXD1	PRG1_PRU1_GPO17	5	PRG0_PRU1_GPO17	5
RMII1_TX_EN	PRG1_PRU1_GPO18	5	PRG0_PRU1_GPO18	5
RMII2_CRS_DV	PRG1_PRU1_GPO13	5	PRG1_PRU1_GPO13	5
RMII2_RX_ER	PRG1_PRU1_GPO4	5	PRG1_PRU1_GPO4	5
RMII2_RXD0	PRG1_PRU1_GPO0	5	PRG1_PRU1_GPO0	5
RMII2_RXD1	PRG1_PRU1_GPO1	5	PRG1_PRU1_GPO1	5
RMII2_TXD0	PRG1_PRU1_GPO11	5	PRG1_PRU1_GPO11	5
RMII2_TXD1	PRG1_PRU1_GPO12	5	PRG1_PRU1_GPO12	5
RMII2_TX_EN	PRG1_PRU1_GPO15	5	PRG1_PRU1_GPO15	5

(1) RMII_REF_CLK is common to both RMII1 and RMII2. For proper operation, all pin multiplexed signal assignments must use the same IOSET.

表 6-9 defines valid pin combinations of each CPSW3G RGMII1 IOSET.

表 6-9. CPSW3G RGMII1 IOSETs

SIGNALS	IOSET1		IOSET2	
	BALL NAME	MUXMODE	BALL NAME	MUXMODE
RGMII1_TX_CTL	PRG1_PRU0_GPO9	4	PRG1_PRU0_GPO9	4
RGMII1_TXC	PRG1_PRU0_GPO10	4	PRG1_PRU0_GPO10	4
RGMII1_TD0	PRG1_PRU1_GPO7	4	PRG1_PRU1_GPO7	4
RGMII1_TD1	PRG1_PRU1_GPO9	4	PRG1_PRU1_GPO9	4
RGMII1_TD2	PRG1_PRU1_GPO10	4	PRG1_PRU1_GPO10	4
RGMII1_TD3	PRG1_PRU1_GPO17	4	PRG1_PRU1_GPO17	4
RGMII1_RX_CTL	PRG0_PRU0_GPO9	4	PRG1_PRU0_GPO5	4
RGMII1_RXC	PRG0_PRU0_GPO10	4	PRG1_PRU0_GPO8	4
RGMII1_RD0	PRG0_PRU1_GPO7	4	PRG1_PRU1_GPO5	4
RGMII1_RD1	PRG0_PRU1_GPO9	4	PRG1_PRU1_GPO8	4
RGMII1_RD2	PRG0_PRU1_GPO10	4	PRG1_PRU1_GPO18	4
RGMII1_RD3	PRG0_PRU1_GPO17	4	PRG1_PRU1_GPO19	4

6.3.4 CPTS

MAIN Domain Instances

表 6-10. CP GEMAC CPTS0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
CP_GEMAC_CPTS0_RFT_CLK ⁽¹⁾	I	CPTS Reference Clock Input to CPSW3G0 CPTS	D18	
CP_GEMAC_CPTS0_TS_COMP	O	CPTS Time Stamp Counter Compare Output from CPSW3G0 CPTS	E15, K18, W1	B12, G2, K18
CP_GEMAC_CPTS0_TS_SYNC	O	CPTS Time Stamp Counter Bit Output from CPSW3G0 CPTS	B16, D16, K19, U1	B9, C11, E1, K20
CP_GEMAC_CPTS0_HW1TSPUS H	I	CPTS Hardware Time Stamp Push Input to CPSW3G0 CPTS	E14, L21, V1	A12, J19, K4
CP_GEMAC_CPTS0_HW2TSPUS H	I	CPTS Hardware Time Stamp Push Input to CPSW3G0 CPTS	E16, K21, T1	A11, E2, J18

- (1) The CP_GEMAC_CPTS0_RFT_CLK signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-11. CPTS0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
CPTS0_RFT_CLK ⁽²⁾	I	CPTS Reference Clock Input	D18	
CPTS0_TS_COMP	O	CPTS Time Stamp Counter Compare Output	C13, W1, W7	B7, G2, U3
CPTS0_TS_SYNC	O	CPTS Time Stamp Counter Bit Output	D14, U1, U7	E1, T2
CPTS0_HW1TSPUSH	I	CPTS Hardware Time Stamp Push Input to Time Sync Router	C18, V1, V7	A17, K4, Y4
CPTS0_HW2TSPUSH	I	CPTS Hardware Time Stamp Push Input to Time Sync Router	B19, T1, U13	B18, E2, V13
SYNC0_OUT ⁽¹⁾	O	CPTS Time Stamp Generator Bit 0 Output from Time Sync Router	D18	
SYNC1_OUT	O	CPTS Time Stamp Generator Bit 1 Output from Time Sync Router	A19	A18
SYNC2_OUT	O	CPTS Time Stamp Generator Bit 2 Output from Time Sync Router	A17	B13
SYNC3_OUT	O	CPTS Time Stamp Generator Bit 3 Output from Time Sync Router	B17	A14

- (1) The SYNC0_OUT signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

(2) The CPTS0_RFT_CLK signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.5 DDRSS

MAIN Domain Instances

表 6-12. DDRSS0 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
DDR0_ACT_n	O	DDRSS Activation Command	H2	
DDR0_ALERT_n	IO	DDRSS Alert	H1	
DDR0_CAS_n	O	DDRSS Column Address Strobe	J5	
DDR0_PAR	O	DDRSS Command and Address Parity	K5	
DDR0_RAS_n	O	DDRSS Row Address Strobe	F6	
DDR0_WE_n	O	DDRSS Write Enable	H4	
DDR0_A0	O	DDRSS Address Bus	D2	
DDR0_A1	O	DDRSS Address Bus	C5	
DDR0_A2	O	DDRSS Address Bus	E2	
DDR0_A3	O	DDRSS Address Bus	D4	
DDR0_A4	O	DDRSS Address Bus	D3	
DDR0_A5	O	DDRSS Address Bus	F2	
DDR0_A6	O	DDRSS Address Bus	J2	
DDR0_A7	O	DDRSS Address Bus	L5	
DDR0_A8	O	DDRSS Address Bus	J3	
DDR0_A9	O	DDRSS Address Bus	J4	
DDR0_A10	O	DDRSS Address Bus	K3	
DDR0_A11	O	DDRSS Address Bus	J1	
DDR0_A12	O	DDRSS Address Bus	M5	
DDR0_A13	O	DDRSS Address Bus	K4	
DDR0_BA0	O	DDRSS Bank Address	G4	
DDR0_BA1	O	DDRSS Bank Address	G5	
DDR0_BG0	O	DDRSS Bank Group	G2	
DDR0_BG1	O	DDRSS Bank Group	H3	
DDR0_CAL0	A	IO Pad Calibration Resistor	H5	
DDR0_CK0	O	DDRSS Clock	F1	
DDR0_CK0_n	O	DDRSS Negative Clock	E1	
DDR0_CKE0	O	DDRSS Clock Enable	F4	
DDR0_CKE1	O	DDRSS Clock Enable	F3	
DDR0_CS0_n	O	DDRSS Chip Select 0	E3	
DDR0_CS1_n	O	DDRSS Chip Select 1	E4	
DDR0_DM0	IO	DDRSS Data Mask	B2	
DDR0_DM1	IO	DDRSS Data Mask	M2	
DDR0_DQ0	IO	DDRSS Data	A3	
DDR0_DQ1	IO	DDRSS Data	A2	
DDR0_DQ2	IO	DDRSS Data	B5	
DDR0_DQ3	IO	DDRSS Data	A4	
DDR0_DQ4	IO	DDRSS Data	B3	
DDR0_DQ5	IO	DDRSS Data	C4	
DDR0_DQ6	IO	DDRSS Data	C2	
DDR0_DQ7	IO	DDRSS Data	B4	
DDR0_DQ8	IO	DDRSS Data	N5	
DDR0_DQ9	IO	DDRSS Data	L4	
DDR0_DQ10	IO	DDRSS Data	L2	
DDR0_DQ11	IO	DDRSS Data	M3	

表 6-12. DDRSS0 Signal Descriptions (continued)

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
DDR0_DQ12	IO	DDRSS Data	N4	
DDR0_DQ13	IO	DDRSS Data	N3	
DDR0_DQ14	IO	DDRSS Data	M4	
DDR0_DQ15	IO	DDRSS Data	N2	
DDR0_DQS0	IO	DDRSS Data Strobe 0	C1	
DDR0_DQS0_n	IO	DDRSS Complimentary Data Strobe 0	B1	
DDR0_DQS1	IO	DDRSS Data Strobe 1	N1	
DDR0_DQS1_n	IO	DDRSS Complimentary Data Strobe 1	M1	
DDR0_ODT0	O	DDRSS On-Die Termination for Chip Select 0	E5	
DDR0_ODT1	O	DDRSS On-Die Termination for Chip Select 1	F5	
DDR0_RESET0_n	O	DDRSS Reset	D5	

(1) The DDRSS0 interface is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.6 ECAP

MAIN Domain Instances

表 6-13. ECAP0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
ECAP0_IN_APWM_OUT ⁽¹⁾	IO	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	D18	

(1) The ECAP0_IN_APWM_OUT signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-14. ECAP1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
ECAP1_IN_APWM_OUT	IO	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	C17	B14

表 6-15. ECAP2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
ECAP2_IN_APWM_OUT	IO	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	D17	A15

6.3.7 Emulation and Debug

MAIN Domain Instances

表 6-16. Trace Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
TRC_CLK	O	Trace Clock	T20	R21
TRC_CTL	O	Trace Control	U21	R20
TRC_DATA0	O	Trace Data 0	T18	T19
TRC_DATA1	O	Trace Data 1	U20	V21
TRC_DATA2	O	Trace Data 2	U18	U21
TRC_DATA3	O	Trace Data 3	U19	T20
TRC_DATA4	O	Trace Data 4	V20	T18
TRC_DATA5	O	Trace Data 5	V21	U19
TRC_DATA6	O	Trace Data 6	V19	U18
TRC_DATA7	O	Trace Data 7	T17	U20
TRC_DATA8	O	Trace Data 8	R16	V20
TRC_DATA9	O	Trace Data 9	W20	W20
TRC_DATA10	O	Trace Data 10	W21	Y20

表 6-16. Trace Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
TRC_DATA11	O	Trace Data 11	V18	Y19
TRC_DATA12	O	Trace Data 12	Y21	Y18
TRC_DATA13	O	Trace Data 13	Y20	AA19
TRC_DATA14 ⁽¹⁾	O	Trace Data 14	R17	
TRC_DATA15 ⁽¹⁾	O	Trace Data 15	P16	
TRC_DATA16 ⁽¹⁾	O	Trace Data 16	R18	
TRC_DATA17 ⁽¹⁾	O	Trace Data 17	T21	
TRC_DATA18 ⁽¹⁾	O	Trace Data 18	P17	
TRC_DATA19 ⁽¹⁾	O	Trace Data 19	T19	P21
TRC_DATA20 ⁽¹⁾	O	Trace Data 20	W19	
TRC_DATA21 ⁽¹⁾	O	Trace Data 21	Y18	
TRC_DATA22 ⁽¹⁾	O	Trace Data 22	N16	
TRC_DATA23 ⁽¹⁾	O	Trace Data 23	R19	

(1) This TRC_DATA signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

MCU Domain Instances

表 6-17. JTAG Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EMU0	IO	Emulation Control 0	D10	C5
EMU1	IO	Emulation Control 1	E10	B3
TCK	I	JTAG Test Clock Input	B11	C6
TDI	I	JTAG Test Data Input	C11	A3
TDO	OZ	JTAG Test Data Output	A12	B5
TMS	I	JTAG Test Mode Select Input	C12	B4
TRSTn	I	JTAG Reset	D11	B6

6.3.8 EPWM

MAIN Domain Instances

表 6-18. EPWM Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM_SOC_A	O	EHRPWM Start of Conversion A	C17	B14
EHRPWM_SOC_B	O	EHRPWM Start of Conversion B	D17	A15
EHRPWM_TZn_IN0	I	EHRPWM Trip Zone Input 0 (active low)	T18	T19
EHRPWM_TZn_IN1	I	EHRPWM Trip Zone Input 1 (active low)	V21	U19
EHRPWM_TZn_IN2	I	EHRPWM Trip Zone Input 2 (active low)	R16, R20	V20
EHRPWM_TZn_IN3 ⁽¹⁾	I	EHRPWM Trip Zone Input 3 (active low)	P16	
EHRPWM_TZn_IN4 ⁽²⁾	I	EHRPWM Trip Zone Input 4 (active low)	P17, P19	
EHRPWM_TZn_IN5 ⁽³⁾	I	EHRPWM Trip Zone Input 5 (active low)	R21, Y18	

- (1) The EHRPWM_TZn_IN3 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.
- (2) The EHRPWM_TZn_IN4 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.
- (3) The EHRPWM_TZn_IN5 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-19. EPWM0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM0_A	IO	EHRPWM Output A	U20	V21
EHRPWM0_B	IO	EHRPWM Output B	U18	U21

表 6-19. EPWM0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM0_SYNCI	I	Sync Input to EHRPWM module from an external pin	T20	R21
EHRPWM0_SYNCO	O	Sync Output to EHRPWM module to an external pin	U21	R20

表 6-20. EPWM1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM1_A	IO	EHRPWM Output A	U19	T20
EHRPWM1_B	IO	EHRPWM Output B	V20	T18

表 6-21. EPWM2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM2_A	IO	EHRPWM Output A	V19	U18
EHRPWM2_B	IO	EHRPWM Output B	T17	U20

表 6-22. EPWM3 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM3_A	IO	EHRPWM Output A	V18	Y19
EHRPWM3_B	IO	EHRPWM Output B	Y21	Y18
EHRPWM3_SYNCI	I	Sync Input to EHRPWM module from an external pin	Y20	AA19
EHRPWM3_SYNCO ⁽¹⁾	O	Sync Output to EHRPWM module to an external pin	R17	

- (1) The EHRPWM3_SYNCO signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-23. EPWM4 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM4_A	IO	EHRPWM Output A	R18	
EHRPWM4_B	IO	EHRPWM Output B	T21	

- (1) The EPWM4 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-24. EPWM5 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM5_A	IO	EHRPWM Output A	T19	P21
EHRPWM5_B ⁽¹⁾	IO	EHRPWM Output B	W19	

- (1) The EHRPWM5_B signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-25. EPWM6 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM6_A	IO	EHRPWM Output A	B14, N16	
EHRPWM6_B	IO	EHRPWM Output B	A15, N17	
EHRPWM6_SYNCI	I	Sync Input to EHRPWM module from an external pin	C14, R19	
EHRPWM6_SYNCO	O	Sync Output to EHRPWM module to an external pin	B15, R20	

- (1) The EPWM6 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-26. EPWM7 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM7_A	IO	EHRPWM Output A	P17, P5, W20	D1, W20
EHRPWM7_B	IO	EHRPWM Output B	R2, W21, Y18	F3, Y20

表 6-27. EPWM8 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EHRPWM8_A	IO	EHRPWM Output A	V1, V21	K4, U19
EHRPWM8_B	IO	EHRPWM Output B	R16, W1	G2, V20

6.3.9 EQEP

MAIN Domain Instances

表 6-28. EQEP0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EQEP0_A	I	EQEP Quadrature Input A	D15, N16, Y2	B10, L5
EQEP0_B	I	EQEP Quadrature Input B	C16, N17, W2	B11, J2
EQEP0_I	IO	EQEP Index	A16, R20, T6, Y5	A9, R2, T4
EQEP0_S	IO	EQEP Strobe	B16, R19, V3	B9, M2

表 6-29. EQEP1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EQEP1_A	I	EQEP Quadrature Input A	E15, T4, W20	B12, L2, W20
EQEP1_B	I	EQEP Quadrature Input B	E14, W21, W3	A12, L3, Y20
EQEP1_I	IO	EQEP Index	E16, R21, U6, V6	A11, R5, U2
EQEP1_S	IO	EQEP Strobe	D16, P19, P4	C11, E3

表 6-30. EQEP2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
EQEP2_A	I	EQEP Quadrature Input A	C17, R5	B14, F5
EQEP2_B	I	EQEP Quadrature Input B	D17, W5, Y4	A15, P2, T5
EQEP2_I	IO	EQEP Index	A17, W4	B13, P1
EQEP2_S	IO	EQEP Strobe	B17, R1	A14, F4

6.3.10 FSI

MAIN Domain Instances

表 6-31. FSI0 RX Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_RX0_CLK	I	FSI Receiver Clock	V19	U18
FSI_RX0_D0	I	FSI Receiver Data 0	T17	U20
FSI_RX0_D1	I	FSI Receiver Data 1	R16	V20

表 6-32. FSI0 TX Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_TX0_CLK	O	FSI Transmit Clock	T19	P21
FSI_TX0_D0	O	FSI Transmit Data 0	Y21	Y18
FSI_TX0_D1	O	FSI Transmit Data 1	Y20	AA19

表 6-33. FSI1 RX Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_RX1_CLK	I	FSI Receiver Clock	W20	W20
FSI_RX1_D0	I	FSI Receiver Data 0	W21	Y20
FSI_RX1_D1	I	FSI Receiver Data 1	V18	Y19

表 6-34. FSI1 TX Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_TX1_CLK	O	FSI Transmit Clock	N16	
FSI_TX1_D0	O	FSI Transmit Data 0	P17	
FSI_TX1_D1	O	FSI Transmit Data 1	Y18	

- (1) The FSI1 TX interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-35. FSI2 RX Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_RX2_CLK	I	FSI Reciever Clock	T20	R21
FSI_RX2_D0	I	FSI Receiver Data 0	U21	R20
FSI_RX2_D1	I	FSI Receiver Data 1	T18	T19

表 6-36. FSI3 RX Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_RX3_CLK	I	FSI Reciever Clock	U20	V21
FSI_RX3_D0	I	FSI Receiver Data 0	U18	U21
FSI_RX3_D1	I	FSI Receiver Data 1	U19	T20

表 6-37. FSI4 RX Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_RX4_CLK	I	FSI Reciever Clock	R17	
FSI_RX4_D0	I	FSI Receiver Data 0	V20	T18
FSI_RX4_D1	I	FSI Receiver Data 1	V21	U19

- (1) The FSI4 RX interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-38. FSI5 RX Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
FSI_RX5_CLK	I	FSI Reciever Clock	P16	
FSI_RX5_D0	I	FSI Receiver Data 0	R18	
FSI_RX5_D1	I	FSI Receiver Data 1	T21	

- (1) The FSI5 RX interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.11 GPIO

MAIN Domain Instances

表 6-39. GPIO0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPIO0_0	IO	General Purpose Input/Output	N20	P20
GPIO0_1	IO	General Purpose Input/Output	N21	M21
GPIO0_2	IO	General Purpose Input/Output	N19	P17
GPIO0_3	IO	General Purpose Input/Output	M19	L19
GPIO0_4	IO	General Purpose Input/Output	M18	N20
GPIO0_5	IO	General Purpose Input/Output	M20	L21
GPIO0_6	IO	General Purpose Input/Output	M21	N19
GPIO0_7 ⁽¹⁾	IO	General Purpose Input/Output	P21	
GPIO0_8 ⁽¹⁾	IO	General Purpose Input/Output	P20	
GPIO0_9 ⁽¹⁾	IO	General Purpose Input/Output	N18	
GPIO0_10 ⁽¹⁾	IO	General Purpose Input/Output	M17	
GPIO0_11	IO	General Purpose Input/Output	L19	L20

表 6-39. GPIO0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPIO0_12	IO	General Purpose Input/Output	L18	M20
GPIO0_13 ⁽¹⁾	IO	General Purpose Input/Output	K17	
GPIO0_14 ⁽¹⁾	IO	General Purpose Input/Output	L17	
GPIO0_15	IO	General Purpose Input/Output	T20	R21
GPIO0_16	IO	General Purpose Input/Output	U21	R20
GPIO0_17	IO	General Purpose Input/Output	T18	T19
GPIO0_18	IO	General Purpose Input/Output	U20	V21
GPIO0_19	IO	General Purpose Input/Output	AA14	AA14
GPIO0_20	IO	General Purpose Input/Output	Y13	Y15
GPIO0_21	IO	General Purpose Input/Output	V20	T18
GPIO0_22	IO	General Purpose Input/Output	V21	U19
GPIO0_23	IO	General Purpose Input/Output	V19	U18
GPIO0_24	IO	General Purpose Input/Output	T17	U20
GPIO0_25	IO	General Purpose Input/Output	R16	V20
GPIO0_26	IO	General Purpose Input/Output	W20	W20
GPIO0_27	IO	General Purpose Input/Output	W21	Y20
GPIO0_28	IO	General Purpose Input/Output	V18	Y19
GPIO0_29	IO	General Purpose Input/Output	Y21	Y18
GPIO0_30	IO	General Purpose Input/Output	Y20	AA19
GPIO0_31 ⁽¹⁾	IO	General Purpose Input/Output	R17	
GPIO0_32 ⁽¹⁾	IO	General Purpose Input/Output	P16	
GPIO0_33 ⁽¹⁾	IO	General Purpose Input/Output	R18	
GPIO0_34 ⁽¹⁾	IO	General Purpose Input/Output	T21	
GPIO0_35 ⁽¹⁾	IO	General Purpose Input/Output	P17	
GPIO0_36	IO	General Purpose Input/Output	T19	P21
GPIO0_37 ⁽¹⁾	IO	General Purpose Input/Output	W19	
GPIO0_38 ⁽¹⁾	IO	General Purpose Input/Output	Y18	
GPIO0_39 ⁽¹⁾	IO	General Purpose Input/Output	N16	
GPIO0_40 ⁽¹⁾	IO	General Purpose Input/Output	N17	
GPIO0_41 ⁽¹⁾	IO	General Purpose Input/Output	R19	
GPIO0_42 ⁽¹⁾	IO	General Purpose Input/Output	R20	
GPIO0_43 ⁽¹⁾	IO	General Purpose Input/Output	P19	
GPIO0_44 ⁽¹⁾	IO	General Purpose Input/Output	R21	
GPIO0_45	IO	General Purpose Input/Output	Y7	V4
GPIO0_46	IO	General Purpose Input/Output	U8	W5
GPIO0_47	IO	General Purpose Input/Output	W8	AA4
GPIO0_48	IO	General Purpose Input/Output	V8	Y5
GPIO0_49	IO	General Purpose Input/Output	Y8	AA5
GPIO0_50	IO	General Purpose Input/Output	V13	U14
GPIO0_51	IO	General Purpose Input/Output	AA7	Y2
GPIO0_52	IO	General Purpose Input/Output	U13	V13
GPIO0_53	IO	General Purpose Input/Output	W13	Y13
GPIO0_54	IO	General Purpose Input/Output	U15	W16
GPIO0_55	IO	General Purpose Input/Output	U14	W13
GPIO0_56	IO	General Purpose Input/Output	AA8	V5
GPIO0_57	IO	General Purpose Input/Output	U9	W2
GPIO0_58	IO	General Purpose Input/Output	W9	V6
GPIO0_59	IO	General Purpose Input/Output	AA9	AA7
GPIO0_60	IO	General Purpose Input/Output	Y9	Y7
GPIO0_61	IO	General Purpose Input/Output	V9	W6

表 6-39. GPIO0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPIO0_62	IO	General Purpose Input/Output	U7	T2
GPIO0_63	IO	General Purpose Input/Output	V7	Y4
GPIO0_64	IO	General Purpose Input/Output	W7	U3
GPIO0_65	IO	General Purpose Input/Output	W11	AA10
GPIO0_66	IO	General Purpose Input/Output	V11	Y10
GPIO0_67	IO	General Purpose Input/Output	AA12	Y11
GPIO0_68	IO	General Purpose Input/Output	Y12	V12
GPIO0_69	IO	General Purpose Input/Output	W12	Y12
GPIO0_70	IO	General Purpose Input/Output	AA13	AA11
GPIO0_71	IO	General Purpose Input/Output	U11	V10
GPIO0_72	IO	General Purpose Input/Output	V15	Y14
GPIO0_73	IO	General Purpose Input/Output	U12	W11
GPIO0_74	IO	General Purpose Input/Output	V14	Y16
GPIO0_75	IO	General Purpose Input/Output	W14	U13
GPIO0_76	IO	General Purpose Input/Output	AA10	Y6
GPIO0_77	IO	General Purpose Input/Output	V10	AA8
GPIO0_78	IO	General Purpose Input/Output	U10	Y9
GPIO0_79	IO	General Purpose Input/Output	AA11	W9
GPIO0_80	IO	General Purpose Input/Output	Y11	V9
GPIO0_81	IO	General Purpose Input/Output	Y10	Y8
GPIO0_82	IO	General Purpose Input/Output	U18	U21
GPIO0_83	IO	General Purpose Input/Output	U19	T20
GPIO0_84	IO	General Purpose Input/Output	V12	AA13
GPIO0_85	IO	General Purpose Input/Output	AA6	V2
GPIO0_86	IO	General Purpose Input/Output	Y6	W1

- (1) This GPIO0 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-40. GPIO1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPIO1_0	IO	General Purpose Input/Output	Y1	J3
GPIO1_1	IO	General Purpose Input/Output	R4	J4
GPIO1_2	IO	General Purpose Input/Output	U2	G1
GPIO1_3	IO	General Purpose Input/Output	V2	H1
GPIO1_4	IO	General Purpose Input/Output	AA2	K2
GPIO1_5	IO	General Purpose Input/Output	R3	F2
GPIO1_6	IO	General Purpose Input/Output	T3	H2
GPIO1_7	IO	General Purpose Input/Output	T1	E2
GPIO1_8	IO	General Purpose Input/Output	T2	H5
GPIO1_9	IO	General Purpose Input/Output	W6	Y3
GPIO1_10	IO	General Purpose Input/Output	AA5	U1
GPIO1_11	IO	General Purpose Input/Output	Y3	L1
GPIO1_12	IO	General Purpose Input/Output	AA3	K1
GPIO1_13	IO	General Purpose Input/Output	R6	N1
GPIO1_14	IO	General Purpose Input/Output	V4	N2
GPIO1_15	IO	General Purpose Input/Output	T5	N4
GPIO1_16	IO	General Purpose Input/Output	U4	N3
GPIO1_17	IO	General Purpose Input/Output	U1	E1
GPIO1_18	IO	General Purpose Input/Output	V1	K4
GPIO1_19	IO	General Purpose Input/Output	W1	G2

表 6-40. GPIO1 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPIO1_20	IO	General Purpose Input/Output	Y2	L5
GPIO1_21	IO	General Purpose Input/Output	W2	J2
GPIO1_22	IO	General Purpose Input/Output	V3	M2
GPIO1_23	IO	General Purpose Input/Output	T4	L2
GPIO1_24	IO	General Purpose Input/Output	W3	L3
GPIO1_25	IO	General Purpose Input/Output	P4	E3
GPIO1_26	IO	General Purpose Input/Output	R5	F5
GPIO1_27	IO	General Purpose Input/Output	W5	T5
GPIO1_28	IO	General Purpose Input/Output	R1	F4
GPIO1_29	IO	General Purpose Input/Output	Y5	R2
GPIO1_30	IO	General Purpose Input/Output	V6	U2
GPIO1_31	IO	General Purpose Input/Output	W4	P1
GPIO1_32	IO	General Purpose Input/Output	Y4	P2
GPIO1_33	IO	General Purpose Input/Output	T6	T4
GPIO1_34	IO	General Purpose Input/Output	U6	R5
GPIO1_35	IO	General Purpose Input/Output	U5	M4
GPIO1_36	IO	General Purpose Input/Output	AA4	T3
GPIO1_37	IO	General Purpose Input/Output	V5	T1
GPIO1_38	IO	General Purpose Input/Output	P5	D1
GPIO1_39	IO	General Purpose Input/Output	R2	F3
GPIO1_40	IO	General Purpose Input/Output	P2	E4
GPIO1_41	IO	General Purpose Input/Output	P3	D2
GPIO1_42 ⁽¹⁾	IO	General Purpose Input/Output	D12	
GPIO1_43	IO	General Purpose Input/Output	C13	B7
GPIO1_44	IO	General Purpose Input/Output	D13	B8
GPIO1_45	IO	General Purpose Input/Output	A13	A8
GPIO1_46	IO	General Purpose Input/Output	A14	C9
GPIO1_47 ⁽¹⁾	IO	General Purpose Input/Output	B14	
GPIO1_48 ⁽¹⁾	IO	General Purpose Input/Output	D14	
GPIO1_49 ⁽¹⁾	IO	General Purpose Input/Output	C14	
GPIO1_50 ⁽¹⁾	IO	General Purpose Input/Output	B15	
GPIO1_51 ⁽¹⁾	IO	General Purpose Input/Output	A15	
GPIO1_52	IO	General Purpose Input/Output	D15	B10
GPIO1_53	IO	General Purpose Input/Output	C16	B11
GPIO1_54	IO	General Purpose Input/Output	B16	B9
GPIO1_55	IO	General Purpose Input/Output	A16	A9
GPIO1_56	IO	General Purpose Input/Output	E15	B12
GPIO1_57	IO	General Purpose Input/Output	E14	A12
GPIO1_58	IO	General Purpose Input/Output	D16	C11
GPIO1_59	IO	General Purpose Input/Output	E16	A11
GPIO1_60	IO	General Purpose Input/Output	A17	B13
GPIO1_61	IO	General Purpose Input/Output	B17	A14
GPIO1_62	IO	General Purpose Input/Output	C17	B14
GPIO1_63	IO	General Purpose Input/Output	D17	A15
GPIO1_64	IO	General Purpose Input/Output	A18	B16
GPIO1_65	IO	General Purpose Input/Output	B18	B15
GPIO1_66	IO	General Purpose Input/Output	C18	A17
GPIO1_67	IO	General Purpose Input/Output	B19	B18
GPIO1_68 ⁽¹⁾	IO	General Purpose Input/Output	D18	
GPIO1_69	IO	General Purpose Input/Output	A19	A18

表 6-40. GPIO1 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPIO1_70 ⁽¹⁾	IO	General Purpose Input/Output	C19	
GPIO1_71	IO	General Purpose Input/Output	K18	K18
GPIO1_72	IO	General Purpose Input/Output	K19	K20
GPIO1_73	IO	General Purpose Input/Output	L21	J19
GPIO1_74	IO	General Purpose Input/Output	K21	J18
GPIO1_75	IO	General Purpose Input/Output	L20	J20
GPIO1_76	IO	General Purpose Input/Output	J19	J21
GPIO1_77	IO	General Purpose Input/Output	D19	B17
GPIO1_78	IO	General Purpose Input/Output	C20	C16
GPIO1_79	IO	General Purpose Input/Output	E19	B19

(1) This GPIO1 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

MCU Domain Instances

表 6-41. MCU_GPIO0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_GPIO0_0	IO	General Purpose Input/Output	E8	C2
MCU_GPIO0_1	IO	General Purpose Input/Output	D8	D4
MCU_GPIO0_2	IO	General Purpose Input/Output	A8	B2
MCU_GPIO0_3	IO	General Purpose Input/Output	A9	D6
MCU_GPIO0_4 ⁽¹⁾	IO	General Purpose Input/Output	B6	
MCU_GPIO0_5 ⁽¹⁾	IO	General Purpose Input/Output	A7	
MCU_GPIO0_6 ⁽¹⁾	IO	General Purpose Input/Output	B7	
MCU_GPIO0_7 ⁽¹⁾	IO	General Purpose Input/Output	D7	
MCU_GPIO0_8 ⁽¹⁾	IO	General Purpose Input/Output	C7	
MCU_GPIO0_9 ⁽¹⁾	IO	General Purpose Input/Output	C8	
MCU_GPIO0_10 ⁽¹⁾	IO	General Purpose Input/Output	E7	
MCU_GPIO0_11 ⁽¹⁾	IO	General Purpose Input/Output	E6	
MCU_GPIO0_12 ⁽¹⁾	IO	General Purpose Input/Output	C6	
MCU_GPIO0_13 ⁽¹⁾	IO	General Purpose Input/Output	D6	
MCU_GPIO0_14 ⁽¹⁾	IO	General Purpose Input/Output	C9	
MCU_GPIO0_15 ⁽¹⁾	IO	General Purpose Input/Output	D9	
MCU_GPIO0_16 ⁽¹⁾	IO	General Purpose Input/Output	B8	
MCU_GPIO0_17 ⁽¹⁾	IO	General Purpose Input/Output	B9	
MCU_GPIO0_18 ⁽¹⁾	IO	General Purpose Input/Output	E9	
MCU_GPIO0_19 ⁽¹⁾	IO	General Purpose Input/Output	A10	
MCU_GPIO0_20 ⁽¹⁾	IO	General Purpose Input/Output	A11	
MCU_GPIO0_21 ⁽¹⁾	IO	General Purpose Input/Output	B10	
MCU_GPIO0_22	IO	General Purpose Input/Output	B13	A6

(1) This MCU_GPIO0 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.12 GPMC

MAIN Domain Instances

表 6-42. GPMC0 Signal Descriptions

Signal Name [1] ⁽²⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPMC0_ADVn_ALE	O	GPMC Address Valid (active low) or Address Latch Enable	P16	
GPMC0_CLK ⁽¹⁾	O	GPMC clock	R17	
GPMC0_DIR	O	GPMC Data Bus Signal Direction Control	N17	

表 6-42. GPMC0 Signal Descriptions (continued)

Signal Name [1] ⁽²⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPMC0_OEn_REn	O	GPMC Output Enable (active low) or Read Enable (active low)	R18	
GPMC0_WEn	O	GPMC Write Enable (active low)	T21	
GPMC0_WPn	O	GPMC Flash Write Protect (active low)	N16	
GPMC0_A0	OZ	GPMC Address 0 Output. Only used to effectively address 8-bit data non-multiplexed memories	U2, U7	G1, T2
GPMC0_A1	OZ	GPMC address 1 Output in A/D non-multiplexed mode and Address 17 in A/D multiplexed mode	AA2, V7	K2, Y4
GPMC0_A2	OZ	GPMC address 2 Output in A/D non-multiplexed mode and Address 18 in A/D multiplexed mode	T2, W7	H5, U3
GPMC0_A3	OZ	GPMC address 3 Output in A/D non-multiplexed mode and Address 19 in A/D multiplexed mode	V4, W11	AA10, N2
GPMC0_A4	OZ	GPMC address 4 Output in A/D non-multiplexed mode and Address 20 in A/D multiplexed mode	U4, V11	N3, Y10
GPMC0_A5	OZ	GPMC address 5 Output in A/D non-multiplexed mode and Address 21 in A/D multiplexed mode	AA12, V1	K4, Y11
GPMC0_A6	OZ	GPMC address 6 Output in A/D non-multiplexed mode and Address 22 in A/D multiplexed mode	W1, Y12	G2, V12
GPMC0_A7	OZ	GPMC address 7 Output in A/D non-multiplexed mode and Address 23 in A/D multiplexed mode	W12, Y4	P2, Y12
GPMC0_A8	OZ	GPMC address 8 Output in A/D non-multiplexed mode and Address 24 in A/D multiplexed mode	AA13, T6	AA11, T4
GPMC0_A9	OZ	GPMC address 9 Output in A/D non-multiplexed mode and Address 25 in A/D multiplexed mode	U11, U6	R5, V10
GPMC0_A10	OZ	GPMC address 10 Output in A/D non-multiplexed mode and Address 26 in A/D multiplexed mode	U5, V15	M4, Y14
GPMC0_A11	OZ	GPMC address 11 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	AA4, U12	T3, W11
GPMC0_A12	OZ	GPMC address 12 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	P2, V14	E4, Y16
GPMC0_A13	OZ	GPMC address 13 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	P3, W14	D2, U13
GPMC0_A14	OZ	GPMC address 14 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	AA10, AA3	K1, Y6
GPMC0_A15	OZ	GPMC address 15 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	R6, V10	AA8, N1
GPMC0_A16	OZ	GPMC address 16 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	T5, U10	N4, Y9
GPMC0_A17	OZ	GPMC address 17 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	AA11, U1	E1, W9
GPMC0_A18	OZ	GPMC address 18 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	T4, Y11	L2, V9
GPMC0_A19	OZ	GPMC address 19 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	R5, Y10	F5, Y8
GPMC0_A20	OZ	GPMC address 20 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	R21	
GPMC0_A21	OZ	GPMC address 21 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	Y18	
GPMC0_A22	OZ	GPMC address 22 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	N16	
GPMC0_AD0	IO	GPMC Data 0 Input/Output in A/D non-multiplexed mode and additionally Address 1 Output in A/D multiplexed mode	T20	R21
GPMC0_AD1	IO	GPMC Data 1 Input/Output in A/D non-multiplexed mode and additionally Address 2 Output in A/D multiplexed mode	U21	R20
GPMC0_AD2	IO	GPMC Data 2 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	T18	T19

表 6-42. GPMC0 Signal Descriptions (continued)

Signal Name [1] ⁽²⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPMC0_AD3	IO	GPMC Data 3 Input/Output in A/D non-multiplexed mode and additionally Address 4 Output in A/D multiplexed mode	U20	V21
GPMC0_AD4	IO	GPMC Data 4 Input/Output in A/D non-multiplexed mode and additionally Address 5 Output in A/D multiplexed mode	U18	U21
GPMC0_AD5	IO	GPMC Data 5 Input/Output in A/D non-multiplexed mode and additionally Address 6 Output in A/D multiplexed mode	U19	T20
GPMC0_AD6	IO	GPMC Data 6 Input/Output in A/D non-multiplexed mode and additionally Address 7 Output in A/D multiplexed mode	V20	T18
GPMC0_AD7	IO	GPMC Data 7 Input/Output in A/D non-multiplexed mode and additionally Address 8 Output in A/D multiplexed mode	V21	U19
GPMC0_AD8	IO	GPMC Data 8 Input/Output in A/D non-multiplexed mode and additionally Address 9 Output in A/D multiplexed mode	V19	U18
GPMC0_AD9	IO	GPMC Data 9 Input/Output in A/D non-multiplexed mode and additionally Address 10 Output in A/D multiplexed mode	T17	U20
GPMC0_AD10	IO	GPMC Data 10 Input/Output in A/D non-multiplexed mode and additionally Address 11 Output in A/D multiplexed mode	R16	V20
GPMC0_AD11	IO	GPMC Data 11 Input/Output in A/D non-multiplexed mode and additionally Address 12 Output in A/D multiplexed mode	W20	W20
GPMC0_AD12	IO	GPMC Data 12 Input/Output in A/D non-multiplexed mode and additionally Address 13 Output in A/D multiplexed mode	W21	Y20
GPMC0_AD13	IO	GPMC Data 13 Input/Output in A/D non-multiplexed mode and additionally Address 14 Output in A/D multiplexed mode	V18	Y19
GPMC0_AD14	IO	GPMC Data 14 Input/Output in A/D non-multiplexed mode and additionally Address 15 Output in A/D multiplexed mode	Y21	Y18
GPMC0_AD15	IO	GPMC Data 15 Input/Output in A/D non-multiplexed mode and additionally Address 16 Output in A/D multiplexed mode	Y20	AA19
GPMC0_AD16	IO	GPMC Data 16 Input/Output in A/D non-multiplexed mode and additionally Address 17 Output in A/D multiplexed mode	Y7	V4
GPMC0_AD17	IO	GPMC Data 17 Input/Output in A/D non-multiplexed mode and additionally Address 18 Output in A/D multiplexed mode	U8	W5
GPMC0_AD18	IO	GPMC Data 18 Input/Output in A/D non-multiplexed mode and additionally Address 19 Output in A/D multiplexed mode	W8	AA4
GPMC0_AD19	IO	GPMC Data 19 Input/Output in A/D non-multiplexed mode and additionally Address 20 Output in A/D multiplexed mode	V8	Y5
GPMC0_AD20	IO	GPMC Data 20 Input/Output in A/D non-multiplexed mode and additionally Address 21 Output in A/D multiplexed mode	Y8	AA5
GPMC0_AD21	IO	GPMC Data 21 Input/Output in A/D non-multiplexed mode and additionally Address 22 Output in A/D multiplexed mode	V13	U14
GPMC0_AD22	IO	GPMC Data 22 Input/Output in A/D non-multiplexed mode and additionally Address 23 Output in A/D multiplexed mode	AA7	Y2
GPMC0_AD23	IO	GPMC Data 23 Input/Output in A/D non-multiplexed mode and additionally Address 24 Output in A/D multiplexed mode	U13	V13

表 6-42. GPMC0 Signal Descriptions (continued)

Signal Name [1] (2)	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
GPMC0_AD24	IO	GPMC Data 24 Input/Output in A/D non-multiplexed mode and additionally Address 25 Output in A/D multiplexed mode	W13	Y13
GPMC0_AD25	IO	GPMC Data 25 Input/Output in A/D non-multiplexed mode and additionally Address 26 Output in A/D multiplexed mode	U15	W16
GPMC0_AD26	IO	GPMC Data 26 Input/Output in A/D non-multiplexed mode and additionally Address 27 Output in A/D multiplexed mode	U14	W13
GPMC0_AD27	IO	GPMC Data 27 Input/Output in A/D non-multiplexed mode and additionally Address 28 Output in A/D multiplexed mode	AA8	V5
GPMC0_AD28	IO	GPMC Data 28 Input/Output in A/D non-multiplexed mode and additionally Address 29 Output in A/D multiplexed mode	U9	W2
GPMC0_AD29	IO	GPMC Data 29 Input/Output in A/D non-multiplexed mode and additionally Address 30 Output in A/D multiplexed mode	W9	V6
GPMC0_AD30	IO	GPMC Data 30 Input/Output in A/D non-multiplexed mode and additionally Address 31 Output in A/D multiplexed mode	AA9	AA7
GPMC0_AD31	IO	GPMC Data 31 Input/Output in A/D non-multiplexed mode and additionally Address 0 Output in A/D multiplexed mode	Y9	Y7
GPMC0_BE0n_CLE	O	GPMC Lower-Byte Enable (active low) or Command Latch Enable	P17	
GPMC0_BE1n	O	GPMC Upper-Byte Enable (active low)	T19	P21
GPMC0_BE2n	O	GPMC Upper-Byte Enable (active low)	V9	W6
GPMC0_BE3n	O	GPMC Upper-Byte Enable (active low)	AA14	AA14
GPMC0_CS0	O	GPMC Chip Select 0 (active low)	R19	
GPMC0_CS1	O	GPMC Chip Select 1 (active low)	R20	
GPMC0_CS2	O	GPMC Chip Select 2 (active low)	P19	
GPMC0_CS3	O	GPMC Chip Select 3 (active low)	R21	
GPMC0_WAIT0	I	GPMC External Indication of Wait	W19	
GPMC0_WAIT1	I	GPMC External Indication of Wait	Y18	

- (1) The RXACTIVE bit of the CTRLMMR_PADCONFIG32 register must be set to 0x1 and the TX_DIS bit of the CTRLMMR_PADCONFIG32 register must be reset to 0x0 when GPMC0 is operating in synchronous mode.
- (2) The GPMC0 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.12.1.1 GPMC IOSETS

表 6-43 defines valid pin combinations of each GPMC IOSET.

表 6-43. GPMC IOSETS

SIGNALS	IOSET1		IOSET2	
	BALL NAME	MUXMODE	BALL NAME	MUXMODE
GPMC0_AD0	GPMC0_AD0	0	GPMC0_AD0	0
GPMC0_AD1	GPMC0_AD1	0	GPMC0_AD1	0
GPMC0_AD2	GPMC0_AD2	0	GPMC0_AD2	0
GPMC0_AD3	GPMC0_AD3	0	GPMC0_AD3	0
GPMC0_AD4	GPMC0_AD4	0	GPMC0_AD4	0
GPMC0_AD5	GPMC0_AD5	0	GPMC0_AD5	0
GPMC0_AD6	GPMC0_AD6	0	GPMC0_AD6	0
GPMC0_AD7	GPMC0_AD7	0	GPMC0_AD7	0
GPMC0_AD8	GPMC0_AD8	0	GPMC0_AD8	0
GPMC0_AD9	GPMC0_AD9	0	GPMC0_AD9	0
GPMC0_AD10	GPMC0_AD10	0	GPMC0_AD10	0
GPMC0_AD11	GPMC0_AD11	0	GPMC0_AD11	0
GPMC0_AD12	GPMC0_AD12	0	GPMC0_AD12	0
GPMC0_AD13	GPMC0_AD13	0	GPMC0_AD13	0
GPMC0_AD14	GPMC0_AD14	0	GPMC0_AD14	0
GPMC0_AD15	GPMC0_AD15	0	GPMC0_AD15	0
GPMC0_CLK	GPMC0_CLK	0	GPMC0_CLK	0
GPMC0_CLKLB	GPMC0_CLKLB	0	GPMC0_CLKLB	0
GPMC0_ADVn_ALE	GPMC0_ADVn_ALE	0	GPMC0_ADVn_ALE	0
GPMC0_OEn_REn	GPMC0_OEn_REn	0	GPMC0_OEn_REn	0
GPMC0_WEn	GPMC0_WEn	0	GPMC0_WEn	0
GPMC0_BE0n_CLE	GPMC0_BE0n_CLE	0	GPMC0_BE0n_CLE	0
GPMC0_BE1n	GPMC0_BE1n	0	GPMC0_BE1n	0
GPMC0_WAIT0	GPMC0_WAIT0	0	GPMC0_WAIT0	0
GPMC0_WAIT1	GPMC0_WAIT1	0	GPMC0_WAIT1	0
GPMC0_WPn	GPMC0_WPn	0	GPMC0_WPn	0
GPMC0_DIR	GPMC0_DIR	0	GPMC0_DIR	0
GPMC0_CSn0	GPMC0_CSn0	0	GPMC0_CSn0	0
GPMC0_CSn1	GPMC0_CSn1	0	GPMC0_CSn1	0
GPMC0_CSn2	GPMC0_CSn2	0	GPMC0_CSn2	0
GPMC0_CSn3	GPMC0_CSn3	0	GPMC0_CSn3	0
GPMC0_AD16	PRG1_PRU0_GPO0	8	PRG1_PRU0_GPO0	8
GPMC0_AD17	PRG1_PRU0_GPO1	8	PRG1_PRU0_GPO1	8
GPMC0_AD18	PRG1_PRU0_GPO2	8	PRG1_PRU0_GPO2	8
GPMC0_AD19	PRG1_PRU0_GPO3	8	PRG1_PRU0_GPO3	8
GPMC0_AD20	PRG1_PRU0_GPO4	8	PRG1_PRU0_GPO4	8
GPMC0_AD21	PRG1_PRU0_GPO5	8	PRG1_PRU0_GPO5	8
GPMC0_AD22	PRG1_PRU0_GPO6	8	PRG1_PRU0_GPO6	8
GPMC0_AD23	PRG1_PRU0_GPO7	8	PRG1_PRU0_GPO7	8
GPMC0_AD24	PRG1_PRU0_GPO8	8	PRG1_PRU0_GPO8	8
GPMC0_AD25	PRG1_PRU0_GPO9	8	PRG1_PRU0_GPO9	8
GPMC0_AD26	PRG1_PRU0_GPO10	8	PRG1_PRU0_GPO10	8

表 6-43. GPMC IOSETs (continued)

SIGNALS	IOSET1		IOSET2	
	BALL NAME	MUXMODE	BALL NAME	MUXMODE
GPMC0_AD27	PRG1_PRU0_GPO11	8	PRG1_PRU0_GPO11	8
GPMC0_AD28	PRG1_PRU0_GPO12	8	PRG1_PRU0_GPO12	8
GPMC0_AD29	PRG1_PRU0_GPO13	8	PRG1_PRU0_GPO13	8
GPMC0_AD30	PRG1_PRU0_GPO14	8	PRG1_PRU0_GPO14	8
GPMC0_AD31	PRG1_PRU0_GPO15	8	PRG1_PRU0_GPO15	8
GPMC0_BE2n	PRG1_PRU0_GPO16	8	PRG1_PRU0_GPO16	8
GPMC0_A0	PRG1_PRU0_GPO17	8	PRG0_PRU0_GPO2	9
GPMC0_A1	PRG1_PRU0_GPO18	8	PRG0_PRU0_GPO4	9
GPMC0_A2	PRG1_PRU0_GPO19	8	PRG0_PRU0_GPO8	9
GPMC0_A3	PRG1_PRU1_GPO0	8	PRG0_PRU0_GPO14	9
GPMC0_A4	PRG1_PRU1_GPO1	8	PRG0_PRU0_GPO16	9
GPMC0_A5	PRG1_PRU1_GPO2	8	PRG0_PRU0_GPO18	9
GPMC0_A6	PRG1_PRU1_GPO3	8	PRG0_PRU0_GPO19	9
GPMC0_A7	PRG1_PRU1_GPO4	8	PRG0_PRU1_GPO12	9
GPMC0_A8	PRG1_PRU1_GPO5	8	PRG0_PRU1_GPO13	9
GPMC0_A9	PRG1_PRU1_GPO6	8	PRG0_PRU1_GPO14	9
GPMC0_A10	PRG1_PRU1_GPO7	8	PRG0_PRU1_GPO15	9
GPMC0_A11	PRG1_PRU1_GPO8	8	PRG0_PRU1_GPO16	9
GPMC0_A12	PRG1_PRU1_GPO9	8	PRG0_MDIO0_MDIO	9
GPMC0_A13	PRG1_PRU1_GPO10	8	PRG0_MDIO0_MDC	9
GPMC0_A14	PRG1_PRU1_GPO11	8	PRG0_PRU0_GPO12	9
GPMC0_A15	PRG1_PRU1_GPO12	8	PRG0_PRU0_GPO13	9
GPMC0_A16	PRG1_PRU1_GPO13	8	PRG0_PRU0_GPO15	9
GPMC0_A17	PRG1_PRU1_GPO14	8	PRG0_PRU0_GPO17	9
GPMC0_A18	PRG1_PRU1_GPO15	8	PRG0_PRU1_GPO3	9
GPMC0_A19	PRG1_PRU1_GPO16	8	PRG0_PRU1_GPO6	9
GPMC0_BE3n	PRG1_PRU1_GPO17	8	PRG1_PRU1_GPO17	8
GPMC0_A20	GPMC0_CS _n 3	4	GPMC0_CS _n 3	4
GPMC0_A21	GPMC0_WAIT1	4	GPMC0_WAIT1	4
GPMC0_A22	GPMC0_WP _n	4	GPMC0_WP _n	4

6.3.13 I2C

MAIN Domain Instances

表 6-44. I2C0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
I2C0_SCL	IOD	I2C Clock	A18	B16
I2C0_SDA	IOD	I2C Data	B18	B15

表 6-45. I2C1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
I2C1_SCL	IOD	I2C Clock	C18	A17
I2C1_SDA	IOD	I2C Data	B19	B18

表 6-46. I2C2 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
I2C2_SCL	IOD	I2C Clock	C13, P19	B7
I2C2_SDA	IOD	I2C Data	D14, R21	

(1) The I2C2 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-47. I2C3 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
I2C3_SCL	IOD	I2C Clock	C17	B14
I2C3_SDA	IOD	I2C Data	D17	A15

MCU Domain Instances

表 6-48. MCU_I2C0 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_I2C0_SCL	IOD	I2C Clock	E9	
MCU_I2C0_SDA	IOD	I2C Data	A10	

(1) The MCU_I2C0 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-49. MCU_I2C1 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_I2C1_SCL	IOD	I2C Clock	A11	
MCU_I2C1_SDA	IOD	I2C Data	B10	

(1) The MCU_I2C1 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.14 MCAN

MAIN Domain Instances

表 6-50. MCAN0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCAN0_RX	I	MCAN Receive Data	B17	A14
MCAN0_TX	O	MCAN Transmit Data	A17	B13

表 6-51. MCAN1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCAN1_RX	I	MCAN Receive Data	D17	A15
MCAN1_TX	O	MCAN Transmit Data	C17	B14

6.3.15 SPI (MCSPI)

MAIN Domain Instances

表 6-52. MCSPI0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
SPI0_CLK	IO	SPI Clock	D13	B8
SPI0_CS0 ⁽¹⁾	IO	SPI Chip Select 0	D12	
SPI0_CS1	IO	SPI Chip Select 1	C13	B7
SPI0_CS2	IO	SPI Chip Select 2	B16	B9
SPI0_CS3	IO	SPI Chip Select 3	A16	A9
SPI0_D0	IO	SPI Data 0	A13	A8

表 6-52. MCSPI0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
SPI0_D1	IO	SPI Data 1	A14	C9

- (1) The SPI0_CS0 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-53. MCSPI1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
SPI1_CLK	IO	SPI Clock	C14	
SPI1_CS0	IO	SPI Chip Select 0	B14	
SPI1_CS1	IO	SPI Chip Select 1	D14	
SPI1_CS2	IO	SPI Chip Select 2	D16	C11
SPI1_CS3	IO	SPI Chip Select 3	E16	A11
SPI1_D0	IO	SPI Data 0	B15	
SPI1_D1	IO	SPI Data 1	A15	

表 6-54. MCSPI2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
SPI2_CLK	IO	SPI Clock	E14	A12
SPI2_CS0	IO	SPI Chip Select 0	E15	B12
SPI2_CS1	IO	SPI Chip Select 1	C18	A17
SPI2_CS2	IO	SPI Chip Select 2	B19	B18
SPI2_CS3	IO	SPI Chip Select 3	A19	A18
SPI2_D0	IO	SPI Data 0	D15	B10
SPI2_D1	IO	SPI Data 1	C16	B11

表 6-55. MCSPI3 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
SPI3_CLK	IO	SPI Clock	U4	N3
SPI3_CS0	IO	SPI Chip Select 0	U1	E1
SPI3_CS1	IO	SPI Chip Select 1	T5	N4
SPI3_CS2	IO	SPI Chip Select 2	V12	AA13
SPI3_CS3	IO	SPI Chip Select 3	V15	Y14
SPI3_D0	IO	SPI Data 0	R6	N1
SPI3_D1	IO	SPI Data 1	V4	N2

表 6-56. MCSPI4 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
SPI4_CLK	IO	SPI Clock	B16	B9
SPI4_CS0	IO	SPI Chip Select 0	E16	A11
SPI4_CS1	IO	SPI Chip Select 1	A17	B13
SPI4_CS2	IO	SPI Chip Select 2	B17	A14
SPI4_CS3 ⁽¹⁾	IO	SPI Chip Select 3	D18	
SPI4_D0	IO	SPI Data 0	A16	A9
SPI4_D1	IO	SPI Data 1	D16	C11

- (1) The SPI4_CS3 signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

MCU Domain Instances**表 6-57. MCU_MCSPi0 Signal Descriptions**

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_SPI0_CLK	IO	SPI Clock	E6	
MCU_SPI0_CS0	IO	SPI Chip Select 0	D6	
MCU_SPI0_CS1	IO	SPI Chip Select 1	C6	
MCU_SPI0_CS2	IO	SPI Chip Select 2	D8	D4
MCU_SPI0_CS3	IO	SPI Chip Select 3	B8	
MCU_SPI0_D0	IO	SPI Data 0	E7	
MCU_SPI0_D1	IO	SPI Data 1	B6	

表 6-58. MCU_MCSPi1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_SPI1_CLK	IO	SPI Clock	D7	
MCU_SPI1_CS0	IO	SPI Chip Select 0	A7	
MCU_SPI1_CS1	IO	SPI Chip Select 1	B7	
MCU_SPI1_CS2	IO	SPI Chip Select 2	E8	C2
MCU_SPI1_CS3	IO	SPI Chip Select 3	B9	
MCU_SPI1_D0	IO	SPI Data 0	C7	
MCU_SPI1_D1	IO	SPI Data 1	C8	

6.3.16 MDIO**MAIN Domain Instances****表 6-59. MDIO0 Signal Descriptions**

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MDIO0_MDC	O	MDIO Clock	R2, Y6	F3, W1
MDIO0_MDIO	IO	MDIO Data	AA6, P5	D1, V2

6.3.17 MMC**MAIN Domain Instances****表 6-60. MMC0 Signal Descriptions**

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MMC0_CALPAD	A	MMC/SD/SDIO Calibration Resistor	F18	
MMC0_CLK	IO	MMC/SD/SDIO Clock	G18	
MMC0_CMD	IO	MMC/SD/SDIO Command	J21	
MMC0_DS	IO	MMC Data Strobe	G19	
MMC0_DAT0	IO	MMC/SD/SDIO Data 0	K20	
MMC0_DAT1	IO	MMC/SD/SDIO Data 1	J20	
MMC0_DAT2	IO	MMC/SD/SDIO Data 2	J18	
MMC0_DAT3	IO	MMC/SD/SDIO Data 3	J17	
MMC0_DAT4	IO	MMC/SD/SDIO Data 4	H17	
MMC0_DAT5	IO	MMC/SD/SDIO Data 5	H19	
MMC0_DAT6	IO	MMC/SD/SDIO Data 6	H18	
MMC0_DAT7	IO	MMC/SD/SDIO Data 7	G17	

(1) The MMC0 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

表 6-61. MMC1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MMC1_CLK ⁽¹⁾	IO	MMC/SD/SDIO Clock	L20	J20

表 6-61. MMC1 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MMC1_CMD	IO	MMC/SD/SDIO Command	J19	J21
MMC1_SDCD	I	SD Card Detect	D19	B17
MMC1_SDWP	I	SD Write Protect	C20	C16
MMC1_DAT0	IO	MMC/SD/SDIO Data 0	K21	J18
MMC1_DAT1	IO	MMC/SD/SDIO Data 1	L21	J19
MMC1_DAT2	IO	MMC/SD/SDIO Data 2	K19	K20
MMC1_DAT3	IO	MMC/SD/SDIO Data 3	K18	K18

- (1) For MMC1_CLK signal to work properly, the RXACTIVE bit of the CTRLMMR_PADCONFIG164 register must remain in its default state of 0x1 due to retiming requirements.

6.3.18 OSPI

MAIN Domain Instances

表 6-62. OSPI0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
OSPI0_CLK	O	OSPI Clock	N20	P20
OSPI0_DQS	I	OSPI Data Strobe (DQS) or Loopback Clock Input	N19	P17
OSPI0_ECC_FAIL (2)	I	OSPI ECC Status	L17	
OSPI0_LBCLKO	IO	OSPI Loopback Clock Output	N21	M21
OSPI0_CS0	O	OSPI Chip Select 0 (active low)	L19	L20
OSPI0_CS1	O	OSPI Chip Select 1 (active low)	L18	M20
OSPI0_CS2 (2)	O	OSPI Chip Select 2 (active low)	K17	
OSPI0_CS3 (2)	O	OSPI Chip Select 3 (active low)	L17	
OSPI0_D0	IO	OSPI Data 0	M19	L19
OSPI0_D1	IO	OSPI Data 1	M18	N20
OSPI0_D2	IO	OSPI Data 2	M20	L21
OSPI0_D3	IO	OSPI Data 3	M21	N19
OSPI0_D4 (1)	IO	OSPI Data 4	P21	
OSPI0_D5 (1)	IO	OSPI Data 5	P20	
OSPI0_D6 (1)	IO	OSPI Data 6	N18	
OSPI0_D7 (1)	IO	OSPI Data 7	M17	
OSPI0_RESET_OUT0 (2)	O	OSPI Reset Out 0	L17	
OSPI0_RESET_OUT1 (2)	O	OSPI Reset Out 1	K17	

- (1) This OSPI0 signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details. The OSPI0 is limited to QSPI (4-bit) functionality for the ALX package.
- (2) This OSPI0 signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.19 Power Supply

表 6-63. Power Supply Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
CAP_VDDS0 (1)	CAP	External capacitor connection for IO group 0	H12	D12
CAP_VDDS1 (1)	CAP	External capacitor connection for IO group 1	T7	N5
CAP_VDDS2 (1)	CAP	External capacitor connection for IO group 2	R11	U9
CAP_VDDS3 (1)	CAP	External capacitor connection for IO group 3	N14	R16
CAP_VDDS4 (1)	CAP	External capacitor connection for IO group 4	M16	N18
CAP_VDDS5 (1)	CAP	External capacitor connection for IO group 5	L13	M18
CAP_VDDSHV_MMC1 (2)	CAP	External capacitor connection for MMC1	K15	J17
CAP_VDDS_MCU (1)	CAP	External capacitor connection for IO MCU	H10	D9
VDDA_0P85_SERDES0	PWR	SERDES0 0.85 V analog supply	P12	
VDDA_0P85_SERDES0_C	PWR	SERDES0 clock 0.85 V analog supply	P11	

表 6-63. Power Supply Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
VDDA_0P85_USB0	PWR	USB0 0.85 V analog supply	T12	V16
VDDA_1P8_SERDES0	PWR	SERDES0 1.8 V analog supply	R14	
VDDA_1P8_USB0	PWR	USB0 1.8 V analog supply	R15	U15
VDDA_3P3_SDIO	PWR	SDIO 3.3 V analog supply	H15	K15
VDDA_3P3_USB0	PWR	USB0 3.3 V analog supply	R13	U16
VDDA_ADC	PWR	ADC0 analog supply	J13	G17, H17
VDDA_MCU	PWR	POR and MCU PLL analog supply	K12	H14
VDDA_PLL0	PWR	MAIN, PER1, and R5F PLL analog supply	N12	N12
VDDA_PLL1	PWR	ARM and DDR PLL analog supply	H9	G9
VDDA_PLL2	PWR	PER0 PLL analog supply	J11	G12
VDDA_TEMP0	PWR	TEMP0 analog supply	G11	G11
VDDA_TEMP1	A	TEMP1 analog supply	L11	M11
VDDR_CORE	PWR	RAM supply	L10	G5, G6, J10, J12, P14, P8, R10
VDDSHV0	PWR	IO supply for IO group 0	F11	C13, D13, E14
VDDSHV1	PWR	IO supply for IO group 1	M7	L6, M6, P5, P6
VDDSHV2	PWR	IO supply for IO group 2	R8	T11, T8, U11, U7, U8
VDDSHV3	PWR	IO supply for IO group 3	P14	R17, T17
VDDSHV4	PWR	IO supply for IO group 4	M14	N16, N17
VDDSHV5	PWR	IO supply for IO group 5	L14	L16, L17
VDDSHV_MCU	PWR	IO supply for IO MCU	F9	E7, E8, E9
VDDS_DDR	PWR	DDR PHY IO supply	F7	
VDDS_DDR_C	PWR	DDR clock IO supply	J8	
VDDS_MMC0	PWR	MMC0 PHY IO supply	J15	
VDDS_OSC	PWR	MCU_OSC0 supply	H13	F18
VDD_CORE	PWR	Core supply	J10	F11, G10, H15, H8, J9, K11, K14, L13, L9, M14, M8, N10, N9, R12, R13, R9
VDD_DLL_MMC0	PWR	MMC0 PLL analog supply	H14	
VDD_MMC0	PWR	MMC0 PHY core supply	K13	
VPP	PWR	eFuse ROM programming supply	G15	E16
VSS	GND	Ground	A1, A21, AA1, AA15, AA18, AA21, C10, C15, C3, D1, E11, E13, F10, F15, F8, G1, G16, G3, G7, G9, H11, H20, H21, H6, H8, J14, J16, J7, J9, K6, K8, L1, L16, L3, L7, L9, M10, M12, M6, M8, N11, N13, N15, N7, N9, P1, P10, P18, P6, P8, R12, R7, R9, T10, T11, T15, T16, T8, U3, V17, W10, W18, Y14, Y17, Y19	A1, A2, A20, A21, AA1, AA2, AA20, AA21, B1, B21, D10, D16, D17, E11, E13, E6, F17, F8, G16, H16, H6, H7, J11, J16, J5, J6, K16, K6, K7, K8, L10, L11, L12, M15, M16, M7, N11, N13, N6, P11, P15, P16, P7, R11, R6, T14, U6, Y1, Y21

(1) This pin must always be connected via a 1- μ F capacitor to VSS.(2) The CAP_VDDSHV_MMC1 pin must always be connected via a 3.3- μ F $\pm 20\%$ capacitor to VSS.

6.3.20 PRU_ICSSG

MAIN Domain Instances

表 6-64. PRU_ICSSG0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG0_ECAPH0_IN_APWM_OUT	IO	PRU_ICSSG0 Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	R2, U5	F3, M4
PRG0_ECAPH0_SYNC_IN	I	PRU_ICSSG0 ECAP Sync Input	P5, V5	D1, T1
PRG0_ECAPH0_SYNC_OUT	O	PRU_ICSSG0 ECAP Sync Output	AA4, V5	T1, T3
PRG0_IEP0_EDIO_OUTVALID	O	PRU_ICSSG0 Industrial Ethernet (IEP0) Digital I/O Outvalid	C13	B7
PRG0_IEP0_EDC_LATCH_IN0	I	PRU_ICSSG0 Industrial Ethernet (IEP0) Distributed Clock Latch Input 0	V1	K4
PRG0_IEP0_EDC_LATCH_IN1	I	PRU_ICSSG0 Industrial Ethernet (IEP0) Distributed Clock Latch Input 1	T1	E2
PRG0_IEP0_EDC_SYNC_OUT0	O	PRU_ICSSG0 Industrial Ethernet (IEP0) Distributed Clock Sync Output 0	W1	G2
PRG0_IEP0_EDC_SYNC_OUT1	O	PRU_ICSSG0 Industrial Ethernet (IEP0) Distributed Clock Sync Output 1	U1	E1
PRG0_IEP0_EDIO_DATA_IN_OUT28	IO	PRU_ICSSG0 Industrial Ethernet Digital I/O Data Input/Output	W6	Y3
PRG0_IEP0_EDIO_DATA_IN_OUT29	IO	PRU_ICSSG0 Industrial Ethernet Digital I/O Data Input/Output	AA5	U1
PRG0_IEP0_EDIO_DATA_IN_OUT30	IO	PRU_ICSSG0 Industrial Ethernet (IEP0) Digital I/O Data Input/Output	Y5	R2
PRG0_IEP0_EDIO_DATA_IN_OUT31	IO	PRU_ICSSG0 Industrial Ethernet Digital I/O Data Input/Output	V6	U2
PRG0_IEP1_EDC_LATCH_IN0	I	PRU_ICSSG0 Industrial Ethernet (IEP1) Distributed Clock Latch Input 0	P5	D1
PRG0_IEP1_EDC_LATCH_IN1	I	PRU_ICSSG0 Industrial Ethernet (IEP1) Distributed Clock Latch Input 1	W5	T5
PRG0_IEP1_EDC_SYNC_OUT0	O	PRU_ICSSG0 Industrial Ethernet (IEP1) Distributed Clock Sync Output 0	R2	F3
PRG0_IEP1_EDC_SYNC_OUT1	O	PRU_ICSSG0 Industrial Ethernet (IEP1) Distributed Clock Sync Output 1	V5	T1
PRG0_MDIO0_MDC	O	PRU_ICSSG0 MDIO Clock	P3	D2
PRG0_MDIO0_MDIO	IO	PRU_ICSSG0 MDIO0 Data	P2	E4
PRG0_PRU0_GPI0	I	PRU_ICSSG0 PRU Data Input	Y1	J3
PRG0_PRU0_GPI1	I	PRU_ICSSG0 PRU Data Input	R4	J4
PRG0_PRU0_GPI2	I	PRU_ICSSG0 PRU Data Input	U2	G1
PRG0_PRU0_GPI3	I	PRU_ICSSG0 PRU Data Input	V2	H1
PRG0_PRU0_GPI4	I	PRU_ICSSG0 PRU Data Input	AA2	K2
PRG0_PRU0_GPI5	I	PRU_ICSSG0 PRU Data Input	R3	F2
PRG0_PRU0_GPI6	I	PRU_ICSSG0 PRU Data Input	T3	H2
PRG0_PRU0_GPI7	I	PRU_ICSSG0 PRU Data Input	T1	E2
PRG0_PRU0_GPI8	I	PRU_ICSSG0 PRU Data Input	T2	H5
PRG0_PRU0_GPI9	I	PRU_ICSSG0 PRU Data Input	W6	Y3
PRG0_PRU0_GPI10	I	PRU_ICSSG0 PRU Data Input	AA5	U1
PRG0_PRU0_GPI11	I	PRU_ICSSG0 PRU Data Input	Y3	L1
PRG0_PRU0_GPI12	I	PRU_ICSSG0 PRU Data Input	AA3	K1
PRG0_PRU0_GPI13	I	PRU_ICSSG0 PRU Data Input	R6	N1
PRG0_PRU0_GPI14	I	PRU_ICSSG0 PRU Data Input	V4	N2
PRG0_PRU0_GPI15	I	PRU_ICSSG0 PRU Data Input	T5	N4
PRG0_PRU0_GPI16	I	PRU_ICSSG0 PRU Data Input	U4	N3
PRG0_PRU0_GPI17	I	PRU_ICSSG0 PRU Data Input	U1	E1
PRG0_PRU0_GPI18	I	PRU_ICSSG0 PRU Data Input	V1	K4
PRG0_PRU0_GPI19	I	PRU_ICSSG0 PRU Data Input	W1	G2

表 6-64. PRU_ICSSG0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG0_PRU0_GPO0	IO	PRU_ICSSG0 PRU Data Output	Y1	J3
PRG0_PRU0_GPO1	IO	PRU_ICSSG0 PRU Data Output	R4	J4
PRG0_PRU0_GPO2	IO	PRU_ICSSG0 PRU Data Output	U2	G1
PRG0_PRU0_GPO3	IO	PRU_ICSSG0 PRU Data Output	V2	H1
PRG0_PRU0_GPO4	IO	PRU_ICSSG0 PRU Data Output	AA2	K2
PRG0_PRU0_GPO5	IO	PRU_ICSSG0 PRU Data Output	R3	F2
PRG0_PRU0_GPO6	IO	PRU_ICSSG0 PRU Data Output	T3	H2
PRG0_PRU0_GPO7	IO	PRU_ICSSG0 PRU Data Output	T1	E2
PRG0_PRU0_GPO8	IO	PRU_ICSSG0 PRU Data Output	T2	H5
PRG0_PRU0_GPO9	IO	PRU_ICSSG0 PRU Data Output	W6	Y3
PRG0_PRU0_GPO10	IO	PRU_ICSSG0 PRU Data Output	AA5	U1
PRG0_PRU0_GPO11	IO	PRU_ICSSG0 PRU Data Output	Y3	L1
PRG0_PRU0_GPO12	IO	PRU_ICSSG0 PRU Data Output	AA3	K1
PRG0_PRU0_GPO13	IO	PRU_ICSSG0 PRU Data Output	R6	N1
PRG0_PRU0_GPO14	IO	PRU_ICSSG0 PRU Data Output	V4	N2
PRG0_PRU0_GPO15	IO	PRU_ICSSG0 PRU Data Output	T5	N4
PRG0_PRU0_GPO16	IO	PRU_ICSSG0 PRU Data Output	U4	N3
PRG0_PRU0_GPO17	IO	PRU_ICSSG0 PRU Data Output	U1	E1
PRG0_PRU0_GPO18	IO	PRU_ICSSG0 PRU Data Output	V1	K4
PRG0_PRU0_GPO19	IO	PRU_ICSSG0 PRU Data Output	W1	G2
PRG0_PRU1_GPI0	I	PRU_ICSSG0 PRU Data Input	Y2	L5
PRG0_PRU1_GPI1	I	PRU_ICSSG0 PRU Data Input	W2	J2
PRG0_PRU1_GPI2	I	PRU_ICSSG0 PRU Data Input	V3	M2
PRG0_PRU1_GPI3	I	PRU_ICSSG0 PRU Data Input	T4	L2
PRG0_PRU1_GPI4	I	PRU_ICSSG0 PRU Data Input	W3	L3
PRG0_PRU1_GPI5	I	PRU_ICSSG0 PRU Data Input	P4	E3
PRG0_PRU1_GPI6	I	PRU_ICSSG0 PRU Data Input	R5	F5
PRG0_PRU1_GPI7	I	PRU_ICSSG0 PRU Data Input	W5	T5
PRG0_PRU1_GPI8	I	PRU_ICSSG0 PRU Data Input	R1	F4
PRG0_PRU1_GPI9	I	PRU_ICSSG0 PRU Data Input	Y5	R2
PRG0_PRU1_GPI10	I	PRU_ICSSG0 PRU Data Input	V6	U2
PRG0_PRU1_GPI11	I	PRU_ICSSG0 PRU Data Input	W4	P1
PRG0_PRU1_GPI12	I	PRU_ICSSG0 PRU Data Input	Y4	P2
PRG0_PRU1_GPI13	I	PRU_ICSSG0 PRU Data Input	T6	T4
PRG0_PRU1_GPI14	I	PRU_ICSSG0 PRU Data Input	U6	R5
PRG0_PRU1_GPI15	I	PRU_ICSSG0 PRU Data Input	U5	M4
PRG0_PRU1_GPI16	I	PRU_ICSSG0 PRU Data Input	AA4	T3
PRG0_PRU1_GPI17	I	PRU_ICSSG0 PRU Data Input	V5	T1
PRG0_PRU1_GPI18	I	PRU_ICSSG0 PRU Data Input	P5	D1
PRG0_PRU1_GPI19	I	PRU_ICSSG0 PRU Data Input	R2	F3
PRG0_PRU1_GPO0	IO	PRU_ICSSG0 PRU Data Output	Y2	L5
PRG0_PRU1_GPO1	IO	PRU_ICSSG0 PRU Data Output	W2	J2
PRG0_PRU1_GPO2	IO	PRU_ICSSG0 PRU Data Output	V3	M2
PRG0_PRU1_GPO3	IO	PRU_ICSSG0 PRU Data Output	T4	L2
PRG0_PRU1_GPO4	IO	PRU_ICSSG0 PRU Data Output	W3	L3
PRG0_PRU1_GPO5	IO	PRU_ICSSG0 PRU Data Output	P4	E3
PRG0_PRU1_GPO6	IO	PRU_ICSSG0 PRU Data Output	R5	F5
PRG0_PRU1_GPO7	IO	PRU_ICSSG0 PRU Data Output	W5	T5
PRG0_PRU1_GPO8	IO	PRU_ICSSG0 PRU Data Output	R1	F4
PRG0_PRU1_GPO9	IO	PRU_ICSSG0 PRU Data Output	Y5	R2

表 6-64. PRU_ICSSG0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG0_PRU1_GPO10	IO	PRU_ICSSG0 PRU Data Output	V6	U2
PRG0_PRU1_GPO11	IO	PRU_ICSSG0 PRU Data Output	W4	P1
PRG0_PRU1_GPO12	IO	PRU_ICSSG0 PRU Data Output	Y4	P2
PRG0_PRU1_GPO13	IO	PRU_ICSSG0 PRU Data Output	T6	T4
PRG0_PRU1_GPO14	IO	PRU_ICSSG0 PRU Data Output	U6	R5
PRG0_PRU1_GPO15	IO	PRU_ICSSG0 PRU Data Output	U5	M4
PRG0_PRU1_GPO16	IO	PRU_ICSSG0 PRU Data Output	AA4	T3
PRG0_PRU1_GPO17	IO	PRU_ICSSG0 PRU Data Output	V5	T1
PRG0_PRU1_GPO18	IO	PRU_ICSSG0 PRU Data Output	P5	D1
PRG0_PRU1_GPO19	IO	PRU_ICSSG0 PRU Data Output	R2	F3
PRG0_PWM0_TZ_IN	I	PRU_ICSSG0 PWM Trip Zone Input	V1	K4
PRG0_PWM0_TZ_OUT	O	PRU_ICSSG0 PWM Trip Zone Output	W1	G2
PRG0_PWM1_TZ_IN	I	PRU_ICSSG0 PWM Trip Zone Input	P5	D1
PRG0_PWM1_TZ_OUT	O	PRU_ICSSG0 PWM Trip Zone Output	R2	F3
PRG0_PWM2_TZ_IN	I	PRU_ICSSG0 PWM Trip Zone Input	T18, V6	T19, U2
PRG0_PWM2_TZ_OUT	O	PRU_ICSSG0 PWM Trip Zone Output	R1, U21	F4, R20
PRG0_PWM3_TZ_IN	I	PRU_ICSSG0 PWM Trip Zone Input	P16, W6	Y3
PRG0_PWM3_TZ_OUT	O	PRU_ICSSG0 PWM Trip Zone Output	R17, Y3	L1
PRG0_PWM0_A0	IO	PRU_ICSSG0 PWM Output A	AA3	K1
PRG0_PWM0_A1	IO	PRU_ICSSG0 PWM Output A	V4	N2
PRG0_PWM0_A2	IO	PRU_ICSSG0 PWM Output A	U4	N3
PRG0_PWM0_B0	IO	PRU_ICSSG0 PWM Output B	R6	N1
PRG0_PWM0_B1	IO	PRU_ICSSG0 PWM Output B	T5	N4
PRG0_PWM0_B2	IO	PRU_ICSSG0 PWM Output B2	U1	E1
PRG0_PWM1_A0	IO	PRU_ICSSG0 PWM Output A	Y4	P2
PRG0_PWM1_A1	IO	PRU_ICSSG0 PWM Output A	U6	R5
PRG0_PWM1_A2	IO	PRU_ICSSG0 PWM Output A	AA4	T3
PRG0_PWM1_B0	IO	PRU_ICSSG0 PWM Output B	T6	T4
PRG0_PWM1_B1	IO	PRU_ICSSG0 PWM Output B	U5	M4
PRG0_PWM1_B2	IO	PRU_ICSSG0 PWM Output B2	V5	T1
PRG0_PWM2_A0	IO	PRU_ICSSG0 PWM Output A	U2, U20	G1, V21
PRG0_PWM2_A1	IO	PRU_ICSSG0 PWM Output A	T2, U19	H5, T20
PRG0_PWM2_A2	IO	PRU_ICSSG0 PWM Output A	V19, V3	M2, U18
PRG0_PWM2_B0	IO	PRU_ICSSG0 PWM Output B	AA2, U18	K2, U21
PRG0_PWM2_B1	IO	PRU_ICSSG0 PWM Output B	AA5, V20	T18, U1
PRG0_PWM2_B2	IO	PRU_ICSSG0 PWM Output B	T17, W3	L3, U20
PRG0_PWM3_A0	IO	PRU_ICSSG0 PWM Output A	V18, Y1	J3, Y19
PRG0_PWM3_A1	IO	PRU_ICSSG0 PWM Output A	R18, T3	H2
PRG0_PWM3_A2	IO	PRU_ICSSG0 PWM Output A	T19, V2	H1, P21
PRG0_PWM3_B0	IO	PRU_ICSSG0 PWM Output B	R4, Y21	J4, Y18
PRG0_PWM3_B1	IO	PRU_ICSSG0 PWM Output B	T1, T21	E2
PRG0_PWM3_B2	IO	PRU_ICSSG0 PWM Output B	R3, W19	F2
PRG0_RGMII1_RXC	I	PRU_ICSSG0 RGMII Receive Clock	T3	H2
PRG0_RGMII1_RX_CTL	I	PRU_ICSSG0 RGMII Receive Control	AA2	K2
PRG0_RGMII1_TXC	IO	PRU_ICSSG0 RGMII Transmit Clock	U4	N3
PRG0_RGMII1_TX_CTL	O	PRU_ICSSG0 RGMII Transmit Control	T5	N4
PRG0_RGMII2_RXC	I	PRU_ICSSG0 RGMII Receive Clock	R5	F5
PRG0_RGMII2_RX_CTL	I	PRU_ICSSG0 RGMII Receive Control	W3	L3
PRG0_RGMII2_TXC	IO	PRU_ICSSG0 RGMII Transmit Clock	AA4	T3
PRG0_RGMII2_TX_CTL	O	PRU_ICSSG0 RGMII Transmit Control	U5	M4

表 6-64. PRU_ICSSG0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG0_RGMII1_RD0	I	PRU_ICSSG0 RGMII Receive Data	Y1	J3
PRG0_RGMII1_RD1	I	PRU_ICSSG0 RGMII Receive Data	R4	J4
PRG0_RGMII1_RD2	I	PRU_ICSSG0 RGMII Receive Data	U2	G1
PRG0_RGMII1_RD3	I	PRU_ICSSG0 RGMII Receive Data	V2	H1
PRG0_RGMII1_TD0	O	PRU_ICSSG0 RGMII Transmit Data	Y3	L1
PRG0_RGMII1_TD1	O	PRU_ICSSG0 RGMII Transmit Data	AA3	K1
PRG0_RGMII1_TD2	O	PRU_ICSSG0 RGMII Transmit Data	R6	N1
PRG0_RGMII1_TD3	O	PRU_ICSSG0 RGMII Transmit Data	V4	N2
PRG0_RGMII2_RD0	I	PRU_ICSSG0 RGMII Receive Data	Y2	L5
PRG0_RGMII2_RD1	I	PRU_ICSSG0 RGMII Receive Data	W2	J2
PRG0_RGMII2_RD2	I	PRU_ICSSG0 RGMII Receive Data	V3	M2
PRG0_RGMII2_RD3	I	PRU_ICSSG0 RGMII Receive Data	T4	L2
PRG0_RGMII2_TD0	O	PRU_ICSSG0 RGMII Transmit Data	W4	P1
PRG0_RGMII2_TD1	O	PRU_ICSSG0 RGMII Transmit Data	Y4	P2
PRG0_RGMII2_TD2	O	PRU_ICSSG0 RGMII Transmit Data	T6	T4
PRG0_RGMII2_TD3	O	PRU_ICSSG0 RGMII Transmit Data	U6	R5
PRG0_UART0_CTSn	I	PRU_ICSSG0 UART Clear to Send (active low)	W6	Y3
PRG0_UART0_RTSn	O	PRU_ICSSG0 UART Request to Send (active low)	AA5	U1
PRG0_UART0_RXD	I	PRU_ICSSG0 UART Receive Data	Y5	R2
PRG0_UART0_TXD	O	PRU_ICSSG0 UART Transmit Data	V6	U2

表 6-65. PRU_ICSSG1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG1_ECAPH0_IN_APWM_OUT	IO	PRU_ICSSG1 Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	V12	AA13
PRG1_ECAPH0_SYNC_IN	I	PRU_ICSSG1 ECAP Sync Input	Y13	Y15
PRG1_ECAPH0_SYNC_OUT	O	PRU_ICSSG1 ECAP Sync Output	AA14	AA14
PRG1_IEP0_EDIO_OUTVALID ⁽¹⁾	O	PRU_ICSSG1 Industrial Ethernet Digital I/O Outvald	D14	
PRG1_IEP0_EDC_LATCH_IN0	I	PRU_ICSSG1 Industrial Ethernet Distributed Clock Latch Input	V7	Y4
PRG1_IEP0_EDC_LATCH_IN1	I	PRU_ICSSG1 Industrial Ethernet Distributed Clock Latch Input	U13	V13
PRG1_IEP0_EDC_SYNC_OUT0	O	PRU_ICSSG1 Industrial Ethernet Distributed Clock Sync Output	W7	U3
PRG1_IEP0_EDC_SYNC_OUT1	O	PRU_ICSSG1 Industrial Ethernet Distributed Clock Sync Output	U7	T2
PRG1_IEP0_EDIO_DATA_IN_OUT28	IO	PRU_ICSSG1 Industrial Ethernet Digital I/O Data Input/Output	U15	W16
PRG1_IEP0_EDIO_DATA_IN_OUT29	IO	PRU_ICSSG1 Industrial Ethernet Digital I/O Data Input/Output	U14	W13
PRG1_IEP0_EDIO_DATA_IN_OUT30	IO	PRU_ICSSG1 Industrial Ethernet Digital I/O Data Input/Output	V14	Y16
PRG1_IEP0_EDIO_DATA_IN_OUT31	IO	PRU_ICSSG1 Industrial Ethernet Digital I/O Data Input/Output	W14	U13
PRG1_IEP1_EDC_LATCH_IN0	I	PRU_ICSSG1 Industrial Ethernet Distributed Clock Latch Input	Y13	Y15
PRG1_IEP1_EDC_LATCH_IN1	I	PRU_ICSSG1 Industrial Ethernet Distributed Clock Latch Input	V15	Y14
PRG1_IEP1_EDC_SYNC_OUT0	O	PRU_ICSSG1 Industrial Ethernet Distributed Clock Sync Output	V12	AA13
PRG1_IEP1_EDC_SYNC_OUT1	O	PRU_ICSSG1 Industrial Ethernet Distributed Clock Sync Output	AA14	AA14
PRG1_MDIO0_MDC	O	PRU_ICSSG1 MDIO Clock	Y6	W1
PRG1_MDIO0_MDIO	IO	PRU_ICSSG1 MDIO Data	AA6	V2

表 6-65. PRU_ICSSG1 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG1_PRU0_GPI0	I	PRU_ICSSG1 PRU Data Input	Y7	V4
PRG1_PRU0_GPI1	I	PRU_ICSSG1 PRU Data Input	U8	W5
PRG1_PRU0_GPI2	I	PRU_ICSSG1 PRU Data Input	W8	AA4
PRG1_PRU0_GPI3	I	PRU_ICSSG1 PRU Data Input	V8	Y5
PRG1_PRU0_GPI4	I	PRU_ICSSG1 PRU Data Input	Y8	AA5
PRG1_PRU0_GPI5	I	PRU_ICSSG1 PRU Data Input	V13	U14
PRG1_PRU0_GPI6	I	PRU_ICSSG1 PRU Data Input	AA7	Y2
PRG1_PRU0_GPI7	I	PRU_ICSSG1 PRU Data Input	U13	V13
PRG1_PRU0_GPI8	I	PRU_ICSSG1 PRU Data Input	W13	Y13
PRG1_PRU0_GPI9	I	PRU_ICSSG1 PRU Data Input	U15	W16
PRG1_PRU0_GPI10	I	PRU_ICSSG1 PRU Data Input	U14	W13
PRG1_PRU0_GPI11	I	PRU_ICSSG1 PRU Data Input	AA8	V5
PRG1_PRU0_GPI12	I	PRU_ICSSG1 PRU Data Input	U9	W2
PRG1_PRU0_GPI13	I	PRU_ICSSG1 PRU Data Input	W9	V6
PRG1_PRU0_GPI14	I	PRU_ICSSG1 PRU Data Input	AA9	AA7
PRG1_PRU0_GPI15	I	PRU_ICSSG1 PRU Data Input	Y9	Y7
PRG1_PRU0_GPI16	I	PRU_ICSSG1 PRU Data Input	V9	W6
PRG1_PRU0_GPI17	I	PRU_ICSSG1 PRU Data Input	U7	T2
PRG1_PRU0_GPI18	I	PRU_ICSSG1 PRU Data Input	V7	Y4
PRG1_PRU0_GPI19	I	PRU_ICSSG1 PRU Data Input	W7	U3
PRG1_PRU0_GPO0	IO	PRU_ICSSG1 PRU Data Output	Y7	V4
PRG1_PRU0_GPO1	IO	PRU_ICSSG1 PRU Data Output	U8	W5
PRG1_PRU0_GPO2	IO	PRU_ICSSG1 PRU Data Output	W8	AA4
PRG1_PRU0_GPO3	IO	PRU_ICSSG1 PRU Data Output	V8	Y5
PRG1_PRU0_GPO4	IO	PRU_ICSSG1 PRU Data Output	Y8	AA5
PRG1_PRU0_GPO5	IO	PRU_ICSSG1 PRU Data Output	V13	U14
PRG1_PRU0_GPO6	IO	PRU_ICSSG1 PRU Data Output	AA7	Y2
PRG1_PRU0_GPO7	IO	PRU_ICSSG1 PRU Data Output	U13	V13
PRG1_PRU0_GPO8	IO	PRU_ICSSG1 PRU Data Output	W13	Y13
PRG1_PRU0_GPO9	IO	PRU_ICSSG1 PRU Data Output	U15	W16
PRG1_PRU0_GPO10	IO	PRU_ICSSG1 PRU Data Output	U14	W13
PRG1_PRU0_GPO11	IO	PRU_ICSSG1 PRU Data Output	AA8	V5
PRG1_PRU0_GPO12	IO	PRU_ICSSG1 PRU Data Output	U9	W2
PRG1_PRU0_GPO13	IO	PRU_ICSSG1 PRU Data Output	W9	V6
PRG1_PRU0_GPO14	IO	PRU_ICSSG1 PRU Data Output	AA9	AA7
PRG1_PRU0_GPO15	IO	PRU_ICSSG1 PRU Data Output	Y9	Y7
PRG1_PRU0_GPO16	IO	PRU_ICSSG1 PRU Data Output	V9	W6
PRG1_PRU0_GPO17	IO	PRU_ICSSG1 PRU Data Output	U7	T2
PRG1_PRU0_GPO18	IO	PRU_ICSSG1 PRU Data Output	V7	Y4
PRG1_PRU0_GPO19	IO	PRU_ICSSG1 PRU Data Output	W7	U3
PRG1_PRU1_GPI0	I	PRU_ICSSG1 PRU Data Input	W11	AA10
PRG1_PRU1_GPI1	I	PRU_ICSSG1 PRU Data Input	V11	Y10
PRG1_PRU1_GPI2	I	PRU_ICSSG1 PRU Data Input	AA12	Y11
PRG1_PRU1_GPI3	I	PRU_ICSSG1 PRU Data Input	Y12	V12
PRG1_PRU1_GPI4	I	PRU_ICSSG1 PRU Data Input	W12	Y12
PRG1_PRU1_GPI5	I	PRU_ICSSG1 PRU Data Input	AA13	AA11
PRG1_PRU1_GPI6	I	PRU_ICSSG1 PRU Data Input	U11	V10
PRG1_PRU1_GPI7	I	PRU_ICSSG1 PRU Data Input	V15	Y14
PRG1_PRU1_GPI8	I	PRU_ICSSG1 PRU Data Input	U12	W11
PRG1_PRU1_GPI9	I	PRU_ICSSG1 PRU Data Input	V14	Y16

表 6-65. PRU_ICSSG1 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG1_PRU1_GPI10	I	PRU_ICSSG1 PRU Data Input	W14	U13
PRG1_PRU1_GPI11	I	PRU_ICSSG1 PRU Data Input	AA10	Y6
PRG1_PRU1_GPI12	I	PRU_ICSSG1 PRU Data Input	V10	AA8
PRG1_PRU1_GPI13	I	PRU_ICSSG1 PRU Data Input	U10	Y9
PRG1_PRU1_GPI14	I	PRU_ICSSG1 PRU Data Input	AA11	W9
PRG1_PRU1_GPI15	I	PRU_ICSSG1 PRU Data Input	Y11	V9
PRG1_PRU1_GPI16	I	PRU_ICSSG1 PRU Data Input	Y10	Y8
PRG1_PRU1_GPI17	I	PRU_ICSSG1 PRU Data Input	AA14	AA14
PRG1_PRU1_GPI18	I	PRU_ICSSG1 PRU Data Input	Y13	Y15
PRG1_PRU1_GPI19	I	PRU_ICSSG1 PRU Data Input	V12	AA13
PRG1_PRU1_GPO0	IO	PRU_ICSSG1 PRU Data Output	W11	AA10
PRG1_PRU1_GPO1	IO	PRU_ICSSG1 PRU Data Output	V11	Y10
PRG1_PRU1_GPO2	IO	PRU_ICSSG1 PRU Data Output	AA12	Y11
PRG1_PRU1_GPO3	IO	PRU_ICSSG1 PRU Data Output	Y12	V12
PRG1_PRU1_GPO4	IO	PRU_ICSSG1 PRU Data Output	W12	Y12
PRG1_PRU1_GPO5	IO	PRU_ICSSG1 PRU Data Output	AA13	AA11
PRG1_PRU1_GPO6	IO	PRU_ICSSG1 PRU Data Output	U11	V10
PRG1_PRU1_GPO7	IO	PRU_ICSSG1 PRU Data Output	V15	Y14
PRG1_PRU1_GPO8	IO	PRU_ICSSG1 PRU Data Output	U12	W11
PRG1_PRU1_GPO9	IO	PRU_ICSSG1 PRU Data Output	V14	Y16
PRG1_PRU1_GPO10	IO	PRU_ICSSG1 PRU Data Output	W14	U13
PRG1_PRU1_GPO11	IO	PRU_ICSSG1 PRU Data Output	AA10	Y6
PRG1_PRU1_GPO12	IO	PRU_ICSSG1 PRU Data Output	V10	AA8
PRG1_PRU1_GPO13	IO	PRU_ICSSG1 PRU Data Output	U10	Y9
PRG1_PRU1_GPO14	IO	PRU_ICSSG1 PRU Data Output	AA11	W9
PRG1_PRU1_GPO15	IO	PRU_ICSSG1 PRU Data Output	Y11	V9
PRG1_PRU1_GPO16	IO	PRU_ICSSG1 PRU Data Output	Y10	Y8
PRG1_PRU1_GPO17	IO	PRU_ICSSG1 PRU Data Output	AA14	AA14
PRG1_PRU1_GPO18	IO	PRU_ICSSG1 PRU Data Output	Y13	Y15
PRG1_PRU1_GPO19	IO	PRU_ICSSG1 PRU Data Output	V12	AA13
PRG1_PWM0_TZ_IN	I	PRU_ICSSG1 PWM Trip Zone Input	V7	Y4
PRG1_PWM0_TZ_OUT	O	PRU_ICSSG1 PWM Trip Zone Output	W7	U3
PRG1_PWM1_TZ_IN	I	PRU_ICSSG1 PWM Trip Zone Input	Y13	Y15
PRG1_PWM1_TZ_OUT	O	PRU_ICSSG1 PWM Trip Zone Output	V12	AA13
PRG1_PWM2_TZ_IN	I	PRU_ICSSG1 PWM Trip Zone Input	P19, W14	U13
PRG1_PWM2_TZ_OUT	O	PRU_ICSSG1 PWM Trip Zone Output	R20, U12	W11
PRG1_PWM3_TZ_IN	I	PRU_ICSSG1 PWM Trip Zone Input	U15	W16
PRG1_PWM3_TZ_OUT	O	PRU_ICSSG1 PWM Trip Zone Output	AA8	V5
PRG1_PWM0_A0	IO	PRU_ICSSG1 PWM Output A	U9	W2
PRG1_PWM0_A1	IO	PRU_ICSSG1 PWM Output A	AA9	AA7
PRG1_PWM0_A2	IO	PRU_ICSSG1 PWM Output A	V9	W6
PRG1_PWM0_B0	IO	PRU_ICSSG1 PWM Output B	W9	V6
PRG1_PWM0_B1	IO	PRU_ICSSG1 PWM Output B	Y9	Y7
PRG1_PWM0_B2	IO	PRU_ICSSG1 PWM Output B	U7	T2
PRG1_PWM1_A0	IO	PRU_ICSSG1 PWM Output A	V10	AA8
PRG1_PWM1_A1	IO	PRU_ICSSG1 PWM Output A	AA11	W9
PRG1_PWM1_A2	IO	PRU_ICSSG1 PWM Output A	Y10	Y8
PRG1_PWM1_B0	IO	PRU_ICSSG1 PWM Output B	U10	Y9
PRG1_PWM1_B1	IO	PRU_ICSSG1 PWM Output B	Y11	V9
PRG1_PWM1_B2	IO	PRU_ICSSG1 PWM Output B	AA14	AA14

表 6-65. PRU_ICSSG1 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PRG1_PWM2_A0	IO	PRU_ICSSG1 PWM Output A	N16, W8	AA4
PRG1_PWM2_A1	IO	PRU_ICSSG1 PWM Output A	P17, W13	Y13
PRG1_PWM2_A2	IO	PRU_ICSSG1 PWM Output A	AA12, V21	U19, Y11
PRG1_PWM2_B0	IO	PRU_ICSSG1 PWM Output B	N17, Y8	AA5
PRG1_PWM2_B1	IO	PRU_ICSSG1 PWM Output B	U14, Y18	W13
PRG1_PWM2_B2	IO	PRU_ICSSG1 PWM Output B	R16, W12	V20, Y12
PRG1_PWM3_A0	IO	PRU_ICSSG1 PWM Output A	Y7	V4
PRG1_PWM3_A1	IO	PRU_ICSSG1 PWM Output A	AA7	Y2
PRG1_PWM3_A2	IO	PRU_ICSSG1 PWM Output A	V8	Y5
PRG1_PWM3_B0	IO	PRU_ICSSG1 PWM Output B	U8	W5
PRG1_PWM3_B1	IO	PRU_ICSSG1 PWM Output B	U13	V13
PRG1_PWM3_B2	IO	PRU_ICSSG1 PWM Output B	V13	U14
PRG1_RGMII1_RXC	I	PRU_ICSSG1 RGMII Receive Clock	AA7	Y2
PRG1_RGMII1_RX_CTL	I	PRU_ICSSG1 RGMII Receive Control	Y8	AA5
PRG1_RGMII1_TXC	IO	PRU_ICSSG1 RGMII Transmit Clock	V9	W6
PRG1_RGMII1_TX_CTL	O	PRU_ICSSG1 RGMII Transmit Control	Y9	Y7
PRG1_RGMII2_RXC	I	PRU_ICSSG1 RGMII Receive Clock	U11	V10
PRG1_RGMII2_RX_CTL	I	PRU_ICSSG1 RGMII Receive Control	W12	Y12
PRG1_RGMII2_TXC	IO	PRU_ICSSG1 RGMII Transmit Clock	Y10	Y8
PRG1_RGMII2_TX_CTL	O	PRU_ICSSG1 RGMII Transmit Control	Y11	V9
PRG1_RGMII1_RD0	I	PRU_ICSSG1 RGMII Receive Data	Y7	V4
PRG1_RGMII1_RD1	I	PRU_ICSSG1 RGMII Receive Data	U8	W5
PRG1_RGMII1_RD2	I	PRU_ICSSG1 RGMII Receive Data	W8	AA4
PRG1_RGMII1_RD3	I	PRU_ICSSG1 RGMII Receive Data	V8	Y5
PRG1_RGMII1_TD0	O	PRU_ICSSG1 RGMII Transmit Data	AA8	V5
PRG1_RGMII1_TD1	O	PRU_ICSSG1 RGMII Transmit Data	U9	W2
PRG1_RGMII1_TD2	O	PRU_ICSSG1 RGMII Transmit Data	W9	V6
PRG1_RGMII1_TD3	O	PRU_ICSSG1 RGMII Transmit Data	AA9	AA7
PRG1_RGMII2_RD0	I	PRU_ICSSG1 RGMII Receive Data	W11	AA10
PRG1_RGMII2_RD1	I	PRU_ICSSG1 RGMII Receive Data	V11	Y10
PRG1_RGMII2_RD2	I	PRU_ICSSG1 RGMII Receive Data	AA12	Y11
PRG1_RGMII2_RD3	I	PRU_ICSSG1 RGMII Receive Data	Y12	V12
PRG1_RGMII2_TD0	O	PRU_ICSSG1 RGMII Transmit Data	AA10	Y6
PRG1_RGMII2_TD1	O	PRU_ICSSG1 RGMII Transmit Data	V10	AA8
PRG1_RGMII2_TD2	O	PRU_ICSSG1 RGMII Transmit Data	U10	Y9
PRG1_RGMII2_TD3	O	PRU_ICSSG1 RGMII Transmit Data	AA11	W9
PRG1_UART0_CTSn	I	PRU_ICSSG1 UART Clear to Send (active low)	U15	W16
PRG1_UART0_RTSn	O	PRU_ICSSG1 UART Request to Send (active low)	U14	W13
PRG1_UART0_RXD	I	PRU_ICSSG1 UART Receive Data	V14	Y16
PRG1_UART0_TXD	O	PRU_ICSSG1 UART Transmit Data	W14	U13

(1) The PRG1_IEP0_EDIO_OUTVALID signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.21 Reserved

表 6-66. Reserved Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
RSVD0 ⁽¹⁾	RSVD	Reserved (RSVD0)	H16	H11
RSVD1 ⁽¹⁾	RSVD	Reserved (RSVD1)	D21	J13
RSVD2 ⁽¹⁾	RSVD	Reserved (RSVD2)	G13	
RSVD3 ⁽¹⁾	RSVD	Reserved (RSVD3)	F17	

表 6-66. Reserved Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
RSVD4 ⁽¹⁾	RSVD	Reserved (RSVD4)	W15	
RSVD5 ⁽¹⁾	RSVD	Reserved (RSVD5)	V16	
RSVD6 ⁽¹⁾	RSVD	Reserved (RSVD6)	K2	
RSVD7 ⁽¹⁾	RSVD	Reserved (RSVD7)	K1	
RSVD8 ⁽¹⁾	RSVD	Reserved (RSVD8)	F12	

(1) This pin is reserved and must remain **unconnected**.

6.3.22 SERDES

MAIN Domain Instances

表 6-67. SERDES0 Signal Descriptions

Signal Name [1] ⁽²⁾ ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
PCIE0_CLKREQn	IO	PCIE Clock Request Signal	D16	C11
SERDES0_REXT	A	External Calibration Resistor	T13	
SERDES0_REFCLK0N	IO	Serdes Reference Clock Input/Output (negative)	W16	
SERDES0_REFCLK0P	IO	Serdes Reference Clock Input/Output (positive)	W17	
SERDES0_RX0_N	I	SERDES Differential Receive Data (negative)	Y15	
SERDES0_RX0_P	I	SERDES Differential Receive Data (positive)	Y16	
SERDES0_TX0_N	O	SERDES Differential Transmit Data (negative)	AA16	
SERDES0_TX0_P	O	SERDES Differential Transmit Data (positive)	AA17	

(1) The functionality of these pins is controlled by SERDES0_LN0_CTRL_LANE_FUNC_SEL register.

(2) The SERDES0 interface is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.23 System and Miscellaneous

6.3.23.1 Boot Mode Configuration

MAIN Domain Instances

表 6-68. Sysboot Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
BOOTMODE00	I	Bootmode pin 0	T20	R21
BOOTMODE01	I	Bootmode pin 1	U21	R20
BOOTMODE02	I	Bootmode pin 2	T18	T19
BOOTMODE03	I	Bootmode pin 3	U20	V21
BOOTMODE04	I	Bootmode pin 4	U18	U21
BOOTMODE05	I	Bootmode pin 5	U19	T20
BOOTMODE06	I	Bootmode pin 6	V20	T18
BOOTMODE07	I	Bootmode pin 7	V21	U19
BOOTMODE08	I	Bootmode pin 8	V19	U18
BOOTMODE09	I	Bootmode pin 9	T17	U20
BOOTMODE10	I	Bootmode pin 10	R16	V20
BOOTMODE11	I	Bootmode pin 11	W20	W20
BOOTMODE12	I	Bootmode pin 12	W21	Y20
BOOTMODE13	I	Bootmode pin 13	V18	Y19
BOOTMODE14	I	Bootmode pin 14	Y21	Y18
BOOTMODE15	I	Bootmode pin 15	Y20	AA19

6.3.23.2 CLOCK

MCU Domain Instances

表 6-69. MCU Clock Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_OSC0_XI	I	High frequency oscillator input	C21	D20
MCU_OSC0_XO	O	High frequency oscillator output	B20	C21

6.3.23.3 SYSTEM

MAIN Domain Instances

表 6-70. System Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
CLKOUT0	O	RMII Clock Output (50 MHz). This pin is used for clock source to the external PHY and must be routed back to the RMII_REF_CLK pin for proper device operation.	A19, U13	A18, V13
EXTINTn (2)	I	External Interrupt	C19	
EXT_REFCLK1	I	External clock input to MAIN Domain, routed to Timer clock muxes as one of the selectable input clock sources for Timer/WWDT modules, or as reference clock to MAIN_PLL2 (PER1 PLL)	A19	A18
GPMC0_FCLK_MUX (1)	O	GPMC functional clock output selected through mux logic	R17	
OBSCLK0	O	Observation clock output for test and debug purposes only	D17	A15
PORz_OUT	O	MAIN Domain POR status output	E17	D18
RESETSTATz	O	MAIN Domain warm reset status output	F16	E19
RESET_REQz	I	MAIN Domain external warm reset request input	E18	C17
SYSCLKOUT0	O	SYSCLK0 output from MAIN PLL controller (divided by 6) for test and debug purposes only	C17	B14

- (1) The GPMC0_FCLK_MUX signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.
- (2) The EXTINTn signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

MCU Domain Instances

表 6-71. MCU System Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_EXT_REFCLK0 (2)	I	External system clock input	B7	
MCU_OBSCLK0	O	Observation clock output for test and debug purposes only	C6, E10	B3
MCU_PORz	I	MCU Domain cold reset	B21	C20
MCU_RESETSTATz	O	MCU Domain warm reset status output	B13	A6
MCU_RESETz	I	MCU Domain warm reset	B12	A5
MCU_SAFETY_ERRORn	IO	Error signal output from MCU Domain ESM	A20	B20
MCU_SYSCLKOUT0 (1)	O	MCU Domain system clock output for test and debug purposes only	C6	

- (1) The MCU_SYSCLKOUT0 signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.
- (2) The MCU_EXT_REFCLK0 signal **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.23.4 VMON

表 6-72. VMON Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
VMON_1P8_MCU	A	Voltage monitor input for 1.8 V MCU power supply	K16	
VMON_1P8_SOC	A	Voltage monitor input for 1.8 V SoC power supply	E12	F14

表 6-72. VMON Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
VMON_3P3_MCU	A	Voltage monitor input for 3.3 V MCU power supply	F13	
VMON_3P3_SOC	PWR	Voltage monitor input for 3.3 V SoC power supply	F14	E15
VMON_VSYS	A	Voltage monitor input, fixed 0.45 V (+/-3%) threshold. Use with external precision voltage divider to monitor a higher voltage rail such as the PMIC input supply.	K10	G13

6.3.24 TIMER

MAIN Domain Instances

表 6-73. TIMER Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
TIMER_IO0	IO	Timer Inputs and Outputs (not tied to single timer instance)	C18, K18	A17, K18
TIMER_IO1	IO	Timer Inputs and Outputs (not tied to single timer instance)	B19, K19	B18, K20
TIMER_IO2	IO	Timer Inputs and Outputs (not tied to single timer instance)	A17, L21	B13, J19
TIMER_IO3	IO	Timer Inputs and Outputs (not tied to single timer instance)	B17, K21	A14, J18
TIMER_IO4	IO	Timer Inputs and Outputs (not tied to single timer instance)	C17, L20	B14, J20
TIMER_IO5	IO	Timer Inputs and Outputs (not tied to single timer instance)	D17, J19	A15, J21
TIMER_IO6	IO	Timer Inputs and Outputs (not tied to single timer instance)	B16, D19, T1	B17, B9, E2
TIMER_IO7	IO	Timer Inputs and Outputs (not tied to single timer instance)	A16, C20, U7	A9, C16, T2
TIMER_IO8	IO	Timer Inputs and Outputs (not tied to single timer instance)	P19, V7	Y4
TIMER_IO9	IO	Timer Inputs and Outputs (not tied to single timer instance)	R21, W7	U3
TIMER_IO10	IO	Timer Inputs and Outputs (not tied to single timer instance)	C13, U13	B7, V13
TIMER_IO11	IO	Timer Inputs and Outputs (not tied to single timer instance)	D14, U1	E1

MCU Domain Instances

表 6-74. MCU_TIMER Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_TIMER_IO0	IO	Timer Inputs and Outputs (not tied to single timer instance)	D8	D4
MCU_TIMER_IO1	IO	Timer Inputs and Outputs (not tied to single timer instance)	E8	C2
MCU_TIMER_IO2 ⁽¹⁾	IO	Timer Inputs and Outputs (not tied to single timer instance)	B8	
MCU_TIMER_IO3 ⁽¹⁾	IO	Timer Inputs and Outputs (not tied to single timer instance)	B9	

(1) This MCU_TIMER_IO signal is **not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.25 UART

MAIN Domain Instances

表 6-75. UART0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART0_CTSn	I	UART Clear to Send (active low)	B16	B9
UART0_DCDn	I	UART Data Carrier Detect (active low)	C17	B14

表 6-75. UART0 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART0_DSRn	I	UART Data Set Ready (active low)	D17	A15
UART0_DTRn	O	UART Data Terminal Ready (active low)	A17	B13
UART0_RIn	I	UART Ring Indicator	B17	A14
UART0_RTSn	O	UART Request to Send (active low)	A16	A9
UART0_RXD	I	UART Receive Data	D15	B10
UART0_TXD	O	UART Transmit Data	C16	B11

表 6-76. UART1 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART1_CTSn	I	UART Clear to Send (active low)	D16	C11
UART1_RTSn	O	UART Request to Send (active low)	E16	A11
UART1_RXD	I	UART Receive Data	E15	B12
UART1_TXD	O	UART Transmit Data	E14	A12

表 6-77. UART2 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART2_CTSn	I	UART Clear to Send (active low)	L20, V19, Y1	J20, J3, U18
UART2_RTSn	O	UART Request to Send (active low)	J19, T18, U2	G1, J21, T19
UART2_RXD	I	UART Receive Data	B16, K18, T20, V1, W6	B9, K18, K4, R21, Y3
UART2_TXD	O	UART Transmit Data	A16, K19, R4, U21	A9, J4, K20, R20

表 6-78. UART3 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART3_CTSn	I	UART Clear to Send (active low)	D19, T17, V2	B17, H1, U20
UART3_RTSn	O	UART Request to Send (active low)	C20, R3, U19	C16, F2, T20
UART3_RXD	I	UART Receive Data	AA5, D16, L21, U20, W1	C11, G2, J19, U1, V21
UART3_TXD	O	UART Transmit Data	AA2, E16, K21, U18	A11, J18, K2, U21

表 6-79. UART4 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART4_CTSn	I	UART Clear to Send (active low)	R16, R5, T3, V1	F5, H2, K4, V20
UART4_RTSn	O	UART Request to Send (active low)	R1, R17, T2, W1	F4, G2, H5
UART4_RXD	I	UART Receive Data	A17, L20, V20, W4, Y3	B13, J20, L1, P1, T18
UART4_TXD	O	UART Transmit Data	B17, J19, T1, V21, W5, Y4	A14, E2, J21, P2, T5, U19

表 6-80. UART5 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART5_CTSn	I	UART Clear to Send (active low)	W20, Y13, Y2	L5, W20, Y15
UART5_RTSn	O	UART Request to Send (active low)	T21, V12, V3	AA13, M2
UART5_RXD	I	UART Receive Data	C17, D19, P16, T6, Y5	B14, B17, R2, T4
UART5_TXD	O	UART Transmit Data	C20, D17, R18, W2	A15, C16, J2

表 6-81. UART6 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART6_CTSn	I	UART Clear to Send (active low)	A18, T4, W21	B16, L2, Y20

表 6-81. UART6 Signal Descriptions (continued)

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
UART6_RTSn	O	UART Request to Send (active low)	B18, P17, P4	B15, E3
UART6_RXD	I	UART Receive Data	C13, U6, V6, Y21	B7, R5, U2, Y18
UART6_TXD	O	UART Transmit Data	D14, W3, Y20	AA19, L3

MCU Domain Instances

表 6-82. MCU_UART0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_UART0_CTSn	I	UART Clear to Send (active low)	D8	D4
MCU_UART0_RTSn	O	UART Request to Send (active low)	E8	C2
MCU_UART0_RXD	I	UART Receive Data	A9	D6
MCU_UART0_TXD	O	UART Transmit Data	A8	B2

表 6-83. MCU_UART1 Signal Descriptions

Signal Name [1] ⁽¹⁾	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
MCU_UART1_CTSn	I	UART Clear to Send (active low)	B8	
MCU_UART1_RTSn	O	UART Request to Send (active low)	B9	
MCU_UART1_RXD	I	UART Receive Data	C9	
MCU_UART1_TXD	O	UART Transmit Data	D9	

(1) The MCU_UART1 interface **is not supported** by the AM243x_ALX device package. See [AM243x_ALX Package - Unsupported Interfaces and Signals](#) for additional details.

6.3.26 USB**MAIN Domain Instances**

表 6-84. USB0 Signal Descriptions

Signal Name [1]	Signal Type [2]	Description [3]	ALV PIN [4]	ALX PIN [4]
USB0_DM	IO	USB 2.0 Differential Data (negative)	AA20	AA17
USB0_DP	IO	USB 2.0 Differential Data (positive)	AA19	AA16
USB0_DRVVBUS	O	USB VBUS control output (active high)	E19	B19
USB0_ID	A	USB 2.0 Dual-Role Device Role Select	U16	Y17
USB0_RCALIB ⁽¹⁾	A	Pin to connect to calibration resistor	U17	W17
USB0_VBUS ⁽²⁾	A	USB Level-shifted VBUS Input	T14	V18

- (1) An external 500 Ω $\pm 1\%$ resistor must be connected between this pin and VSS. No external voltage should be applied to this pin.
- (2) An external resistor divider is required to limit the voltage applied to the device pin. For more information, see [节 9.2.4, USB VBUS Design Guidelines](#).

6.4 Pin Connectivity Requirements

This section describes connectivity requirements for package balls that have specific connectivity requirements and package balls that may be unused.

备注

All power balls must be supplied with the voltages specified in the *Recommended Operating Conditions* section, unless otherwise specified in *Signal Descriptions*.

备注

For additional clarification, "leave unconnected" or "no connect" (NC) means **no** signal traces should be connected to these device ball numbers.

表 6-85. Connectivity Requirements (ALV Package)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
A20 D11	MCU_SAFETY_ERRORn TRSTn	Each of these balls must be connected to VSS through separate external pull resistors to ensure they are held to a valid logic low level if a PCB signal trace is connected and not actively driven by an attached device. The internal pull-down may be used to hold a valid logic low level if no PCB signal trace is connected to the ball.
D10 E10 B12 E18 B11 C11 C12	EMU0 EMU1 MCU_RESETz RESET_REQz TCK TDI TMS	Each of these balls must be connected to the corresponding power supply ⁽¹⁾ through separate external pull resistors to ensure these balls are held to a valid logic high level if a PCB signal trace is connected and not actively driven by an attached device. The internal pull-up may be used to hold a valid logic high level if no PCB signal trace is connected to the ball.
A18 B18 E9 A10	I2C0_SCL I2C0_SDA MCU_I2C0_SCL MCU_I2C0_SDA	Each of these balls must be connected to the corresponding power supply ⁽¹⁾ through separate external pull resistors to ensure these balls are held to a valid logic high level.
T20 U21 T18 U20 U18 U19 V20 V21 V19 T17 R16 W20 W21 V18 Y21 Y20	GPMC0_AD0 GPMC0_AD1 GPMC0_AD2 GPMC0_AD3 GPMC0_AD4 GPMC0_AD5 GPMC0_AD6 GPMC0_AD7 GPMC0_AD8 GPMC0_AD9 GPMC0_AD10 GPMC0_AD11 GPMC0_AD12 GPMC0_AD13 GPMC0_AD14 GPMC0_AD15	Each of these balls must be connected to the corresponding power supply ⁽¹⁾ or VSS through separate external pull resistors to ensure these balls are held to a valid logic high or low level as appropriate to select the desired device boot mode.
J13 G20 F20 E21, D20 G21 F21 F19 E20	VDDA_ADC ADC0_AIN0 ADC0_AIN1 ADC0_AIN2 ADC0_AIN3 ADC0_AIN4 ADC0_AIN5 ADC0_AIN6 ADC0_AIN7	If the entire ADC0 is not used, each of these balls must be connected directly to VSS.

表 6-85. Connectivity Requirements (ALV Package) (continued)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
G20 F20 E21, D20 G21 F21 F19 E20	ADC0_AIN0 ADC0_AIN1 ADC0_AIN2 ADC0_AIN3 ADC0_AIN4 ADC0_AIN5 ADC0_AIN6 ADC0_AIN7	Any unused ADC0_AIN[7:0] ball must be pulled to VSS through a resistor or connected directly to VSS when VDDA_ADC is connected to a power source.
F7 G6 H7 J6, K7 L6 J8	VDDS_DDR VDDS_DDR VDDS_DDR VDDS_DDR VDDS_DDR VDDS_DDR VDDS_DDR_C	If DDRSS0 is not used, each of these balls must be connected directly to VSS.

表 6-85. Connectivity Requirements (ALV Package) (continued)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
H2 H1 J5 K5 F6 H4 D2 C5 E2 D4 D3 F2 J2 L5 J3 J4 K3 J1 M5 K4 G4 G5 G2 H3 H5 F1 E1 F4 F3 E3 E4 B2 M2 A3 A2 B5 A4 B3 C4 C2 B4 N5 L4 L2 M3 N4 N3 M4 N2 C1 B1 N1 M1 E5 F5 D5	DDR0_ACT_n DDR0_ALERT_n DDR0_CAS_n DDR0_PAR DDR0_RAS_n DDR0_WE_n DDR0_A0 DDR0_A1 DDR0_A2 DDR0_A3 DDR0_A4 DDR0_A5 DDR0_A6 DDR0_A7 DDR0_A8 DDR0_A9 DDR0_A10 DDR0_A11 DDR0_A12 DDR0_A13 DDR0_BA0 DDR0_BA1 DDR0_BG0 DDR0_BG1 DDR0_CAL0 DDR0_CK0 DDR0_CK0_n DDR0_CKE0 DDR0_CKE1 DDR0_CS0_n DDR0_CS1_n DDR0_DM0 DDR0_DM1 DDR0_DQ0 DDR0_DQ1 DDR0_DQ2 DDR0_DQ3 DDR0_DQ4 DDR0_DQ5 DDR0_DQ6 DDR0_DQ7 DDR0_DQ8 DDR0_DQ9 DDR0_DQ10 DDR0_DQ11 DDR0_DQ12 DDR0_DQ13 DDR0_DQ14 DDR0_DQ15 DDR0_DQS0 DDR0_DQS0_n DDR0_DQS1 DDR0_DQS1_n DDR0_ODT0 DDR0_ODT1 DDR0_RESET0_n	If DDRSS0 is not used, leave unconnected. Note: The DDR0 pins in this list can only be left unconnected when VDDSDR and VDDSDR_C are connected to VSS. The DDR0 pins must be connected as defined in the AM64xAM243x DDR Board Design and Layout Guidelines, when VDDSDR and VDDSDR_C are connected to a power source.
K13 H14	VDD_MMC0 VDD_DLL_MMC0	
J15 K14	VDDSDR_MMC0 VDDSDR_MMC0	If MMC0 is not used, each of these balls must be connected to any 1.8V power source that does not violate device power supply sequencing requirements.

表 6-85. Connectivity Requirements (ALV Package) (continued)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
F18 G18 J21 G19 K20 J20 J18 J17 H17 H19 H18 G17	MMC0_CALPAD MMC0_CLK MMC0_CMD MMC0_DS MMC0_DAT0 MMC0_DAT1 MMC0_DAT2 MMC0_DAT3 MMC0_DAT4 MMC0_DAT5 MMC0_DAT6 MMC0_DAT7	If MMC0 is not used, each of these balls must be left unconnected.
H15 K15	VDDA_3P3_SDIO CAP_VDDSHV_MMC1	If SDIO_LDO is not used to power VDDSHV5, each of these balls must be connected directly to VSS.
P12 P13 P11 R14	VDDA_0P85_SERDES0 VDDA_0P85_SERDES0 VDDA_0P85_SERDES0_C VDDA_1P8_SERDES0	If SERDES0 is not used and the device boundary scan function is required, each of these balls must be connected to valid power sources. If SERDES0 is not used and the device boundary scan function is not required, each of these balls may alternatively be connected directly to VSS.
T13 W16 W17 Y15 Y16 AA16 AA17	SERDES0_REXT SERDES0_REFCLK0N SERDES0_REFCLK0P SERDES0_RX0_N SERDES0_RX0_P SERDES0_TX0_N SERDES0_TX0_P	If SERDES0 is not used, leave unconnected. Note: The SERDES0_REXT pin can only be left unconnected when VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C, and VDDA_1P8_SERDES0 are connected to VSS. The SERDES0_REXT pin must be connected to VSS through the appropriate external resistor when VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C, and VDDA_1P8_SERDES0 are connected to power sources.
T12 R15 R13	VDDA_0P85_USB0 VDDA_1P8_USB0 VDDA_3P3_USB0	If USB0 is not used, each of these balls must be connected directly to VSS.
AA20 AA19 U16 U17 T14	USB0_DM USB0_DP USB0_ID USB0_RCALIB USB0_VBUS	If USB0 is not used, leave unconnected. Note: The USB0_RCALIB pin can only be left unconnected when VDDA_0P85_USB0, VDDA_1P8_USB0, and VDDA_3P3_USB0 are connected to VSS. The USB0_RCALIB pin must be connected to VSS through the appropriate external resistor when VDDA_0P85_USB0, VDDA_1P8_USB0, and VDDA_3P3_USB0 are connected to power sources.
K10	VMON_VSYS	If VMON_VSYS is not used, this ball must be connected directly to VSS.
K16 E12 F13 F14	VMON_1P8_MCU VMON_1P8_SOC VMON_3P3_MCU VMON_3P3_SOC	If VMON_1P8_MCU, VMON_1P8_SOC, VMON_3P3_MCU, and VMON_3P3_SOC are not used to monitor the MCU and SOC power rails, these balls must still be connected to their respective 1.8V and 3.3V power rails.

(1) To determine which power supply is associated with any IO, see POWER column of the *Pin Attributes* table.

表 6-86. Connectivity Requirements (ALX Package)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
B20 B6	MCU_SAFETY_ERRORn TRSTn	Each of these balls must be connected to VSS through separate external pull resistors to ensure they are held to a valid logic low level if a PCB signal trace is connected and not actively driven by an attached device. The internal pull-down may be used to hold a valid logic low level if no PCB signal trace is connected to the ball.

表 6-86. Connectivity Requirements (ALX Package) (continued)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
C5 B3 A5 C17 C6 A3 B4	EMU0 EMU1 MCU_RESETz RESET_REQz TCK TDI TMS	Each of these balls must be connected to the corresponding power supply ⁽¹⁾ through separate external pull resistors to ensure these balls are held to a valid logic high level if a PCB signal trace is connected and not actively driven by an attached device. The internal pull-up may be used to hold a valid logic high level if no PCB signal trace is connected to the ball.
B16 B15	I2C0_SCL I2C0_SDA	Each of these balls must be connected to the corresponding power supply ⁽¹⁾ through separate external pull resistors to ensure these balls are held to a valid logic high level.
G17 H17 H21 F19 F21, F20 H20 E21 G20 E20	VDDA_ADC VDDA_ADC ADC0_AIN0 ADC0_AIN1 ADC0_AIN2 ADC0_AIN3 ADC0_AIN4 ADC0_AIN5 ADC0_AIN6 ADC0_AIN7	If the entire ADC0 is not used, each of these balls must be connected directly to VSS.
H21 F19 F21, F20 H20 E21 G20 E20	ADC0_AIN0 ADC0_AIN1 ADC0_AIN2 ADC0_AIN3 ADC0_AIN4 ADC0_AIN5 ADC0_AIN6 ADC0_AIN7	Any unused ADC0_AIN[7:0] ball must be pulled to VSS through a resistor or connected directly to VSS when VDDA_ADC is connected to a power source.
K15 J17	VDDA_3P3_SDIO CAP_VDDSHV_MMC1	If SDIO_LDO is not used to power VDDSHV5, each of these balls must be connected directly to VSS.
V16 U15 U16	VDDA_0P85_USB0 VDDA_1P8_USB0 VDDA_3P3_USB0	If USB0 is not used, each of these balls must be connected directly to VSS.
AA17 AA16 Y17 W17 V18	USB0_DM USB0_DP USB0_ID USB0_RCALIB USB0_VBUS	If USB0 is not used, leave unconnected. Note: The USB0_RCALIB pin can only be left unconnected when VDDA_0P85_USB0, VDDA_1P8_USB0, and VDDA_3P3_USB0 are connected to VSS. The USB0_RCALIB pin must be connected to VSS through the appropriate external resistor when VDDA_0P85_USB0, VDDA_1P8_USB0, and VDDA_3P3_USB0 are connected to a power source.

(1) To determine which power supply is associated with any IO, see POWER column of the *Pin Attributes* table.

备注

Internal pull resistors are weak and may not source enough current to maintain a valid logic level for some operating conditions. This may be the case when connected to components with leakage to the opposite logic level, or when external noise sources couple to signal traces attached to balls which are only pulled to a valid logic level by the internal resistor. Therefore, external pull resistors may be required to hold a valid logic level on balls with external connections.

If balls are allowed to float between valid logic levels, the input buffer may enter a high-current state which could damage the IO cell.

7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)^{(1) (2)}


PARAMETER		MIN	MAX	UNIT
VDD_CORE	Core supply	-0.3	1.05	V
VDDR_CORE	RAM supply	-0.3	1.05	V
VDD_MMC0	MMC0 PHY core supply	-0.3	1.05	V
VDD_DLL_MMC0	MMC0 PLL analog supply	-0.3	1.05	V
VDDA_0P85_SERDES0	SERDES0 0.85 V analog supply	-0.3	1.05	V
VDDA_0P85_SERDES0_C	SERDES0 clock 0.85 V analog supply	-0.3	1.05	V
VDDA_0P85_USB0	USB0 0.85 V analog supply	-0.3	1.05	V
VDDS_DDR	DDR PHY IO supply	-0.3	TBD	V
VDDS_DDR_C	DDR clock IO supply	-0.3	TBD	V
VDDS_MMC0	MMC0 PHY IO supply	-0.3	2.2	V
VDDS_OSC	MCU_OSC0 supply	-0.3	2.2	V
VDDA_MCU	POR and MCU PLL analog supply	-0.3	2.2	V
VDDA_ADC0	ADC0 analog supply	-0.3	2.2	V
VDDA_PLL0	Main, PER1, and R5F PLL analog supply	-0.3	2.2	V
VDDA_PLL1	ARM and DDR PLL analog supply	-0.3	2.2	V
VDDA_PLL2	PER0 PLL analog supply	-0.3	2.2	V
VDDA_1P8_SERDES0	SERDES0 1.8 V analog supply	-0.3	2.2	V
VDDA_1P8_USB0	USB0 1.8 V analog supply	-0.3	2.2	V
VDDA_TEMP0	TEMP0 analog supply	-0.3	2.2	V
VDDA_TEMP1	TEMP1 analog supply	-0.3	2.2	V
VPP	eFuse ROM programming supply	-0.3	TBD	V
VDDSHV_MCU	IO supply for IO MCU	-0.3	3.8	V
VDDSHV0	IO supply for IO group 0	-0.3	3.8	V
VDDSHV1	IO supply for IO group 1	-0.3	3.8	V
VDDSHV2	IO supply for IO group 2	-0.3	3.8	V
VDDSHV3	IO supply for IO group 3	-0.3	3.8	V
VDDSHV4	IO supply for IO group 4	-0.3	3.8	V
VDDSHV5	IO supply for IO group 5	-0.3	3.8	V
VDDA_3P3_USB0	USB0 3.3 V analog supply	-0.3	3.8	V
VDDA_3P3_SDIO	SDIO 3.3 V analog supply	-0.3	TBD	V
Steady-state max voltage at all fail-safe IO pins	MCU_PORz	-0.3	2.2	V
	MCU_I2C0_SCL, MCU_I2C0_SDA, I2C0_SCL, I2C0_SDA, EXTINTn	-0.3	TBD	V
	VMON_1P8_MCU, VMON_1P8_SOC	-0.3	2.2	V
	VMON_3P3_MCU, VMON_3P3_SOC	-0.3	3.8	V
	VMON_VSYS ⁽³⁾	-0.3	2.2	V
Steady-state max voltage at all other IO pins ⁽⁴⁾	USB0_VBUS ⁽⁵⁾	-0.3	3.6	V
	All other IO pins	-0.3	IO Supply Voltage + 0.3	V
Transient overshoot and undershoot at IO pin	20% of IO supply voltage for up to 20% of the signal period (see 图 7-1, <i>IO Transient Voltage Ranges</i>)		0.2 × VDD ⁽⁶⁾	V
Latch-up performance		TBD	TBD	mA

over operating junction temperature range (unless otherwise noted)^{(1) (2)}

PARAMETER		MIN	MAX	UNIT
T _{STG}	Storage temperature	-55	+150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to VSS, unless otherwise noted.
- (3) The VMON_VSYS pin provides a way to monitor the system power supply. For more information, see [节 9.2.5, System Power Supply Monitor Design Guidelines](#).
- (4) This parameter applies to all IO pins which are not fail-safe and the requirement applies to all values of IO supply voltage. For example, if the voltage applied to a specific IO supply is 0 volts the valid input voltage range for any IO powered by that supply will be -0.3 to +0.3 volts. Special attention should be applied anytime peripheral devices are not powered from the same power sources used to power the respective IO supply. It is important the attached peripheral never sources a voltage outside the valid input voltage range, including power supply ramp-up and ramp-down sequences.
- (5) An external resistor divider is required to limit the voltage applied to this device pin. For more information, see [节 9.2.4, USB Design Guidelines](#).
- (6) VDD is the voltage on the corresponding power-supply pin(s) for the IO.

Fail-safe IO terminals are designed such they do not have dependencies on the respective IO power supply voltage. This allows external voltage sources to be connected to these IO terminals when the respective IO power supplies are turned off. The MCU_I2C0_SCL, MCU_I2C0_SDA, I2C0_SCL, I2C0_SDA, EXTINTn, VMON_1P8_MCU, VMON_1P8_SOC, VMON_3P3_MCU, VMON_3P3_SOC, and MCU_PORz are the only fail-safe IO terminals. All other IO terminals are not fail-safe and the voltage applied to them should be limited to the value defined by the Steady State Max. Voltage at all IO pins parameter in [节 7.1](#).



A. $T_{\text{overshoot}} + T_{\text{undershoot}} < 20\% \text{ of } T_{\text{period}}$

图 7-1. IO Transient Voltage Ranges

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge (ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	TBD	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	TBD	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Power-On Hours (POH)

Temperature Range	JUNCTION TEMP (T _j)	LIFETIME (POH) ^{(1) (2) (3)}
Extended Junction Temperature Range	-40°C to 105°C	100000

(1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

(2) Unless specified in the table above, all voltage domains and operating conditions are supported in the device at the noted temperatures.

(3) POH is a function of voltage, temperature and time. Usage at higher voltages and temperatures will result in a reduction in POH.

7.4 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

SUPPLY NAME	DESCRIPTION		MIN ⁽¹⁾	NOM	MAX ⁽¹⁾	UNIT
VDD_CORE	Core supply	0.85 V Operation	0.81	0.85	0.895	V
VDDR_CORE	RAM supply		0.81	0.85	0.895	V
VDD_MMC0 ⁽²⁾	MMC0 PHY core supply		0.81	0.85	0.895	V
VDD_DLL_MMC0 ⁽²⁾	MMC0 PLL analog supply		0.81	0.85	0.895	V
VDDA_0P85_SERDES0	SERDES0 0.85 V analog supply		0.81	0.85	0.895	V
VDDA_0P85_SERDES0_C	SERDES0 clock 0.85 V analog supply		0.81	0.85	0.895	V
VDDA_0P85_USB0	USB0 0.85 V analog supply		0.81	0.85	0.895	V
VDDS_DDR ⁽³⁾	DDR PHY IO supply	1.1 V Operation	1.06	1.1	1.17	V
VDDS_DDR_C ⁽³⁾	DDR clock IO supply	1.2 V Operation	1.14	1.2	1.26	V
VDDS_OSC	MCU_OSC0 supply		1.71	1.8	1.89	V
VDDA_MCU	POR and MCU PLL analog supply		1.71	1.8	1.89	V
VDDA_ADC0	ADC0 analog supply		1.71	1.8	1.89	V
VDDA_PLL0	Main, PER and R5F PLL analog supply		1.71	1.8	1.89	V
VDDA_PLL1	ARM and DDR PLL analog supply		1.71	1.8	1.89	V
VDDA_PLL2	PER0 PLL analog supply		1.71	1.8	1.89	V
VDDA_1P8_SERDES0	SERDES0 1.8 V analog supply		1.71	1.8	1.89	V
VDDA_1P8_USB0	USB0 1.8 V analog supply		1.71	1.8	1.89	V
VDDA_TEMP0	TEMP0 analog supply		1.71	1.8	1.89	V
VDDA_TEMP1	TEMP1 analog supply		1.71	1.8	1.89	V
VPP	eFuse ROM programming supply		1.71	1.8	1.89	V
VMON_1P8_MCU	Voltage monitor for 1.8 V MCU power supply		1.71	1.8	1.89	V
VMON_1P8_SOC	Voltage monitor for 1.8 V SoC power supply		1.71	1.8	1.89	V
VDDA_3P3_USB0	USB0 3.3 V analog supply		3.135	3.3	3.465	V
VDDA_3P3_SDIO	SDIO 3.3 V analog supply		3.135	3.3	3.465	V
VMON_3P3_MCU	Voltage monitor for 3.3 V MCU power supply		3.135	3.3	3.465	V
VMON_3P3_SOC	Voltage monitor for 3.3 V SoC power supply		3.135	3.3	3.465	V
VMON_VSYS	Voltage monitor pin		0	see ⁽⁴⁾	1	V
USB0_VBUS	USB Level-shifted VBUS Input		0	see ⁽⁵⁾	3.465	V
VDDSHV_MCU	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V
VDDSHV0	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V
VDDSHV1	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V
VDDSHV2	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V
VDDSHV3	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V
VDDSHV4	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V
VDDSHV5	Dual-voltage IO supply	1.8 V Operation	1.71	1.8	1.89	V
		3.3 V Operation	3.135	3.3	3.465	V

over operating junction temperature range (unless otherwise noted)

SUPPLY NAME	DESCRIPTION		MIN ⁽¹⁾	NOM	MAX ⁽¹⁾	UNIT
T _J	Operating junction temperature range	Extended	-40		105	°C
		Commercial	0		90	

- (1) The voltage at the device ball must never be below the MIN voltage or above the MAX voltage for any amount of time during normal device operation.
- (2) VDD_MMC0 and VDDD_DLL_MMC0 must be connected to the same power source as VDD_CORE when MMC0 is not used.
- (3) VDDS_DDR and VDDS_DDR_C shall be sourced from the same power source.
- (4) The VMON_VSYS pin provides a way to monitor the system power supply. For more information, see [节 9.2.5, System Power Supply Monitor Design Guidelines](#).
- (5) An external resistor divider is required to limit the voltage applied to this device pin. For more information, see [节 9.2.4, USB Design Guidelines](#).

7.5 Operating Performance Points

This section describes the operating conditions of the device. This section also contains the description of each Operating Performance Point (OPP) for processor clocks and device core clocks.

备注

The OPP voltage and frequency values may change following the silicon characterization result.

表 7-1 describes the maximum supported frequency per speed grade for the device.

表 7-1. Speed Grade Maximum Frequency

DEVICE ⁽¹⁾	MAXIMUM FREQUENCY (MHz)							
	SPEED GRADE	R5FSS	M4FSS	INFRA (CBASS)	ICSSG	DMSC-L	DDR4 ⁽²⁾	LPDDR4 ⁽²⁾
AM243x...ALV	S	800	400	250	333	250	800 (DDR-1600)	800 (LPDDR-1600)
AM243x...ALV	K	400	400	250	250	250	800 (DDR-1600)	800 (LPDDR-1600)
AM243x...ALX	S	800	400	250	333	250	N/A	N/A
AM243x...ALX	K	400	400	250	250	250	N/A	N/A

(1) N/A in this table stands for Not Applicable.

(2) Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system and by PCB implementation. Refer to [AM64x/AM243x DDR Board Design and Layout Guidelines](#) for the proper PCB implementation to achieve maximum DDR frequency.

7.6 Power Consumption Summary

For information on the device power consumption contact your TI Representative.

7.7 Electrical Characteristics

备注

The interfaces or signals described in the following Electrical Characteristics tables correspond to the interfaces or signals available when the associated PADCONFIG register is configured for multiplexing mode 0 (Primary Function).

All interfaces or signals multiplexed on the balls described in these tables have the same DC electrical characteristics, unless multiplexing involves a combined PHY and GPIO topology. In this case, different DC electrical characteristics are specified for the different multiplexing modes (Functions).

7.7.1 Fail-Safe Reset (FS RESET) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input Low Voltage				$0.3 \times V_{DDS_OSC}$	V
V_{ILSS}	Input Low Voltage Steady State				$0.3 \times V_{DDS_OSC}$	V
V_{IH}	Input High Voltage		$0.7 \times V_{DDS_OSC}$			V
V_{IHSS}	Input High Voltage Steady State		$0.7 \times V_{DDS_OSC}$			V
V_{HYS}	Input Hysteresis Voltage		200			mV
I_{IN}	Input Leakage Current.	$V_I = 1.8\text{ V}$ or $V_I = 0\text{ V}$			± 10	μA
SR_I	Input Slew Rate		TBD	TBD	TBD	V/s

7.7.2 I2C Open-Drain, and Fail-Safe (I2C OD FS) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.8 V MODE						
V_{IL}	Input Low Voltage				$0.3 \times V_{DD}^{(1)}$	V
V_{ILSS}	Input Low Voltage Steady State				$0.3 \times V_{DD}^{(1)}$	V
V_{IH}	Input High Voltage		$0.7 \times V_{DD}^{(1)}$			V
V_{IHSS}	Input High Voltage Steady State		$0.7 \times V_{DD}^{(1)}$			V
V_{HYS}	Input Hysteresis Voltage		$0.1 \times V_{DD}^{(1)}$		TBD	mV
I_{IN}	Input Leakage Current.	$V_I = 1.8\text{ V}$ or $V_I = 0\text{ V}$		± 10	± 10	μA
V_{OL}	Output Low Voltage				$0.2 \times V_{DD}^{(1)}$	V
I_{OL}	Low Level Output Current	$V_{OL(MAX)}$	20			mA
SR_I	Input Slew Rate		TBD	TBD	TBD	V/s
3.3 V MODE ⁽²⁾						
V_{IL}	Input Low Voltage				$0.3 \times V_{DD}^{(1)}$	V
V_{ILSS}	Input Low Voltage Steady State				$0.25 \times V_{DD}^{(1)}$	V
V_{IH}	Input High Voltage		$0.7 \times V_{DD}^{(1)}$			V
V_{IHSS}	Input High Voltage Steady State		$0.7 \times V_{DD}^{(1)}$			V
V_{HYS}	Input Hysteresis Voltage		$0.05 \times V_{DD}^{(1)}$		TBD	mV
I_{IN}	Input Leakage Current.	$V_I = 3.3\text{ V}$ or $V_I = 0\text{ V}$		± 10	± 10	μA

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Output Low Voltage				0.4	V
I _{OL}	Low Level Output Current	V _{OL(MAX)}	20			mA
SR _I	Input Slew Rate		TBD	TBD	8E + 7	V/s

- (1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.
- (2) I2C HS-mode is not supported when operating the IO in 3.3 V mode.

7.7.3 High-Frequency Oscillator (HFOSC) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL}	Input Low Voltage				0.35 × VDD _{OSC}	V
V _{IH}	Input High Voltage		0.65 × VDD _{OSC}			V
V _{HYS}	Input Hysteresis Voltage			49		mV
I _{IN}	Input Leakage Current.	V _I = 1.8 V or V _I = 0.0 V			±TBD	μA

7.7.4 eMMC PHY Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL}	Input Low Voltage				0.35 × VDD _{MMC0}	V
V _{ILSS}	Input Low Voltage Steady State				0.20	V
V _{IH}	Input High Voltage		0.65 × VDD _{MMC0}			V
V _{IHSS}	Input High Voltage Steady State		1.4			V
I _{IN}	Input Leakage Current.	V _I = 1.8 V or 0 V			±10	μA
R _{PU}	Pull-up Resistor		15	20	25	kΩ
R _{PD}	Pull-down Resistor		15	20	25	kΩ
V _{OL}	Output Low Voltage	I _{OL} = 2 mA			0.30	V
V _{OH}	Output High Voltage	I _{OH} = -2 mA	VDD _{MMC0} - 0.30			V
SR _I	Input Slew Rate		5E + 8			V/s

7.7.5 SDIO Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.8 V MODE						
V _{IL}	Input Low Voltage				0.58	V
V _{ILSS}	Input Low Voltage Steady State				0.58	V
V _{IH}	Input High Voltage		1.27			V
V _{IHSS}	Input High Voltage Steady State		1.7			V
V _{HYS}	Input Hysteresis Voltage		150			mV
I _{IN}	Input Leakage Current.	V _I = 1.8 V or V _I = 0 V			±10	μA
R _{PU}	Pull-up Resistor		40	50	60	kΩ

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{PD}	Pull-down Resistor		40	50	60	kΩ
V _{OL}	Output Low Voltage				0.45	V
V _{OH}	Output High Voltage		VDDSHV5 - 0.45			V
I _{OL}	Low Level Output Current	V _{OL(MAX)}	4			mA
I _{OH}	High Level Output Current	V _{OH(MIN)}	4			mA
SR _I	Input Slew Rate		TBD			V/s
3.3 V MODE						
V _{IL}	Input Low Voltage				0.25 × VDDSHV5	V
V _{ILSS}	Input Low Voltage Steady State				0.15 × VDDSHV5	V
V _{IH}	Input High Voltage		0.625 × VDDSHV5			V
V _{IHSS}	Input High Voltage Steady State		0.625 × VDDSHV5			V
V _{HYS}	Input Hysteresis Voltage		150			mV
I _{IN}	Input Leakage Current.	V _I = 3.3 V or V _I = 0 V			±10	μA
R _{PU}	Pull-up Resistor		40	50	60	kΩ
R _{PD}	Pull-down Resistor		40	50	60	kΩ
V _{OL}	Output Low Voltage				0.125 × VDDSHV5	V
V _{OH}	Output High Voltage		0.75 × VDDSHV5			V
I _{OL}	Low Level Output Current	V _{OL(MAX)}	6			mA
I _{OH}	High Level Output Current	V _{OH(MIN)}	10			mA
SR _I	Input Slew Rate		TBD	TBD	TBD	V/s

7.7.6 ADC12B Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ADC_AIN[7:0]}	Full-scale Input Range		VSS	VDDA_ADC0		V
DNL	Differential Non-Linearity		-1	0.5	2	LSB
INL	Integral Non-Linearity			±1	±3	LSB
LSB _{GAIN-ERROR}	Gain Error			±2		LSB
LSB _{OFFSET-ERROR}	Offset Error			±2		LSB
C _{IN}	Input Sampling Capacitance			5.5		pF
SNR	Signal-to-Noise Ratio	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale		70		dB
THD	Total Harmonic Distortion	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale		75		dB
SFDR	Spurious Free Dynamic Range	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale		80		dB
SNR _(PLUS)	Signal-to-Noise Plus Distortion	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale		69		dB
R _{ADC_AIN[0:7]}	Input Impedance of ADC0_AIN[7:0]	f = input frequency	[1/((65.97 × 10 ⁻¹²) × f)]			Ω
I _{IN}	Input Leakage	ADC0_AIN[7:0] = VSS			4	μ A
		ADC0_AIN[7:0] = VDDA_ADC0			10	μ A
Sampling Dynamics						
F _{SMPL_CLK}	SMPL_CLK Frequency			60		MHz
t _C	Conversion Time			13		ADC0 SMPL_CLK Cycles
t _{ACQ}	Acquisition time			2	257	ADC0 SMPL_CLK Cycles
T _R	Sampling Rate	ADC0 SMPL_CLK = 60 MHz			4	MSPS
CCISO	Channel to Channel Isolation			100		dB
General Purpose Input Mode ⁽¹⁾						
V _{IL}	Input Low Voltage			0.35 × VDDA_ADC0		V
V _{ILSS}	Input Low Voltage Steady State			0.35 × VDDA_ADC0		V
V _{IH}	Input High Voltage		0.65 × VDDA_ADC0			V
V _{IHSS}	Input High Voltage Steady State		0.65 × VDDA_ADC0			V
V _{HYS}	Input Hysteresis Voltage		200			mV

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_I	Input Leakage Current	ADC0_AIN[7:0] = VDDA_ADC0 or ADC0_AIN[7:0] = VSS			2	μA

- (1) ADC0 can be configured to operate in General Purpose Input mode, where all ADC0_AIN[7:0] inputs are globally enabled to operate as digital inputs via the ADC0_CTRL register (gpi_mode_en = 1).

7.7.7 LVC MOS Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.8-V MODE						
V_{IL}	Input Low Voltage			$0.35 \times VDD^{(1)}$		V
V_{ILSS}	Input Low Voltage Steady State			$0.3 \times VDD^{(1)}$		V
V_{IH}	Input High Voltage		$0.65 \times VDD^{(1)}$			V
V_{IHSS}	Input High Voltage Steady State		$0.85 \times VDD^{(1)}$			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN}	Input Leakage Current.	$V_I = 1.8 V$ or $V_I = 0.0 V$			± 10	μA
R_{PU}	Pull-up Resistor		15	22	30	$k\Omega$
R_{PD}	Pull-down Resistor		15	22	30	$k\Omega$
V_{OL}	Output Low Voltage				0.45	V
V_{OH}	Output High Voltage		$VDD^{(1)} - 0.45$			V
I_{OL}	Low Level Output Current	$V_{OL(MAX)}$	3			mA
I_{OH}	High Level Output Current	$V_{OH(MIN)}$	3			mA
SR_I	Input Slew Rate		TBD	TBD	TBD	V/s
3.3-V MODE						
V_{IL}	Input Low Voltage				0.8	V
V_{ILSS}	Input Low Voltage Steady State				0.6	V
V_{IH}	Input High Voltage		2.0			V
V_{IHSS}	Input High Voltage Steady State		2.0			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN}	Input Leakage Current.	$V_I = 3.3 V$ or $V_I = 0.0 V$			± 10	μA
R_{PD}	Pull-down Resistor		15	22	30	$k\Omega$
R_{PD}	Pull-down Resistor		15	22	30	$k\Omega$
V_{OL}	Output Low Voltage				0.4	V
V_{OH}	Output High Voltage		2.4			V
I_{OL}	Low Level Output Current	$V_{OL(MAX)}$	5			mA
I_{OH}	High Level Output Current	$V_{OH(MIN)}$	9			mA
SR_I	Input Slew Rate		TBD	TBD	TBD	V/s

- (1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the Pin Attributes table.

7.7.8 USB2PHY Electrical Characteristics

备注

USB0 interface is compliant with Universal Serial Bus Revision 2.0 Specification dated April 27, 2000 including ECNs and Errata as applicable.

7.7.9 DDR Electrical Characteristics

备注

The DDR interface is compatible with DDR4 and LPDDR4 devices

7.8 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses..

7.8.1 Recommended Operating Conditions for OTP eFuse Programming

over operating junction temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VDD_CORE	Supply voltage range for the core domain during OTP operation; OPP NOM (BOOT)	See <i>Recommended Operating Conditions</i>			V
VPP	Supply voltage range for the eFuse ROM domain during normal operation without hardware support to program eFuse ROM	NC ⁽¹⁾			V
	Supply voltage range for the eFuse ROM domain during normal operation with hardware support to program eFuse ROM	0			V
	Supply voltage range for the eFuse ROM domain during OTP programming ⁽²⁾	1.71	1.8	1.89	V
I _(VPP)	VPP current	TBD			mA
SR _(VPP)	VPP Slew Rate	6E + 4			V/s
T _j	Operating junction temperature range while programming eFuse ROM.	0	25	85	°C

(1) NC stands for No Connect.

(2) Supply voltage range includes DC errors and peak-to-peak noise.

7.8.2 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

- The VPP power supply must be disabled when not programming OTP registers.
- The VPP power supply must be ramped up after the proper device power-up sequence (for more details, see [节 7.10.2, Power Supply Sequencing](#)).

7.8.3 Programming Sequence

Programming sequence for OTP eFuses:

- Power on the board per the power-up sequencing. No voltage should be applied on the VPP terminal during power up and normal operation.
- Load the OTP write software required to program the eFuse (contact your local TI representative for the OTP software package).
- Apply the voltage on the VPP terminal according to the specification in [节 7.8.1](#).
- Run the software that programs the OTP registers.
- After validating the content of the OTP registers, remove the voltage from the VPP terminal.

7.8.4 Impact to Your Hardware Warranty

You accept that e-Fusing the TI Devices with security keys permanently alters them. You acknowledge that the e-Fuse can fail, for example, due to incorrect or aborted program sequence or if you omit a sequence step. Further the TI Device may fail to secure boot if the error code correction check fails for the Production Keys or if the image is not signed and optionally encrypted with the current active Production Keys. These types of situations will render the TI Device inoperable and TI will be unable to confirm whether the TI Devices conformed to their specifications prior to the attempted e-Fuse. CONSEQUENTLY, TI WILL HAVE NO LIABILITY (WARRANTY OR OTHERWISE) FOR ANY TI DEVICES THAT HAVE BEEN e-FUSED WITH SECURITY KEYS.

7.9 Thermal Resistance Characteristics

This section provides the thermal resistance characteristics used on this device.

For reliability and operability concerns, the maximum junction temperature of the device has to be at or below the T_J value identified in *Recommended Operating Conditions*.

7.9.1 Thermal Resistance Characteristics

表 7-2. ALV Package Thermal Resistance Characteristics

It is recommended to perform thermal simulations at the system level with the worst case device power consumption.

NO.	PARAMETER	DESCRIPTION	°C/W ^{(1) (3)}	AIR FLOW (m/s) ⁽²⁾
ALV Package				
T1	$R_{\Theta JC}$	Junction-to-case	0.98	N/A
T2	$R_{\Theta JB}$	Junction-to-board	3.87	N/A
T3	$R_{\Theta JA}$	Junction-to-free air	12.8	0
T4	$R_{\Theta JA}$	Junction-to-moving air	9.2	1
T5			8.2	2
T6			7.6	3
T7	Ψ_{JT}	Junction-to-package top	0.53	0
T8			0.55	1
T9			0.57	2
T10			0.58	3
T11	Ψ_{JB}	Junction-to-board	3.74	0
T12			3.5	1
T13			3.4	2
T14			3.3	3

表 7-3. ALX Package Thermal Resistance Characteristics

It is recommended to perform thermal simulations at the system level with the worst case device power consumption.

NO.	PARAMETER	DESCRIPTION	°C/W ^{(1) (3)}	AIR FLOW (m/s) ⁽²⁾
ALX Package				
T1	$R_{\Theta JC}$	Junction-to-case	4.8	N/A
T2	$R_{\Theta JB}$	Junction-to-board	5.4	N/A
T3	$R_{\Theta JA}$	Junction-to-free air	19.8	0
T4	$R_{\Theta JA}$	Junction-to-moving air	14.1	1
T5			13	2
T6			12.3	3
T7	Ψ_{JT}	Junction-to-package top	0.06	0
T8			0.16	1
T9			0.21	2
T10			0.25	3
T11	Ψ_{JB}	Junction-to-board	5.3	0
T12			4.95	1
T13			4.88	2
T14			4.83	3

(1) These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC [$R_{\Theta JC}$] value, which is based on a JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions - Forced Convection (Moving Air)*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Packages*

(2) m/s = meters per second.

(3) °C/W = degrees Celsius per watt.

7.10 Timing and Switching Characteristics

备注

The Timing Requirements and Switching Characteristics values may change following the silicon characterization result.

备注

The default SLEWRATE settings in each pad configuration register must be used to ensure timings, unless specific instructions are given otherwise.

7.10.1 Timing Parameters and Information

The timing parameter symbols used in *Timing and Switching Characteristics* sections are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated in 表 7-4:

表 7-4. Timing Parameters Subscripts

SYMBOL	PARAMETER
c	Cycle time (period)
d	Delay time
dis	Disable time
en	Enable time
h	Hold time
su	Setup time
START	Start bit
t	Transition time
v	Valid time
w	Pulse duration (width)
X	Unknown, changing, or don't care level
F	Fall time
H	High
L	Low
R	Rise time
V	Valid
IV	Invalid
AE	Active Edge
FE	First Edge
LE	Last Edge
Z	High impedance

7.10.2 Power Supply Sequencing

This section describes power supply sequencing required to ensure proper device operation. The power supply names described in this section comprise a superset of a family of compatible devices. Some members of this family will not include a subset of these power supplies and their associated device modules.


备注

All power sequence timing shown is preliminary and under evaluation. Updates will be provided as details become known during validation testing.

7.10.2.1 Power Supply Slew Rate Requirement

To maintain the safe operating range of the internal ESD protection devices, TI recommends limiting the maximum slew rate of supplies to be less than 18 mV/μs. For instance, as shown in 图 7-2, TI recommends having the supply ramp slew for a 1.8-V supply of more than 100 μs.

图 7-2 describes the Power Supply Slew Rate Requirement in the device.



SPRT740_ELCH_06

图 7-2. Power Supply Slew and Slew Rate

7.10.2.2 Power-Up Sequencing

The 图 7-3 diagram describes the device power-up sequencing.





图 7-3. Power-Up Sequencing

- VSYS represents the name of a supply which sources power to the entire system. This supply is expected to be a pre-regulated supply that sources power management devices which source all other supplies.
- VMON_VSYS input is used to monitor VSYS via an external resistor divider circuit. For more information, see [节 9.2.5, System Power Supply Monitor Design Guidelines](#).
- VDDSHV_MCU and VDDSHVx [x=0-5] are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHV_MCU or VDDSHVx [x=0-5] IO supplies are operating at 3.3V, they shall be ramped up with other 3.3V supplies during the 3.3V ramp period defined by this waveform.
- The VMON_3P3_MCU and VMON_3P3_SOC inputs are used to monitor supply voltage and shall be connected to the respective 3.3V supply source.
- VDDSHV_MCU and VDDSHVx [x=0-5] are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHV_MCU or VDDSHVx [x=0-5] IO supplies are operating at 1.8V, they shall be ramped up with other 1.8V supplies during the 1.8V ramp period defined by this waveform.
- The VMON_1P8_MCU and VMON_1P8_SOC inputs are used to monitor supply voltage and shall be connected to the respective 1.8V supply source.
- VDDA_DDR and VDDA_DDR_C are expected to be powered by the same source such that they ramp together.
- VDDA_CORE and VDDA_CORE are expected to be powered by the same source such that they ramp together.
- VPP is the 1.8V eFuse programming supply, which shall be left floating (HiZ) or grounded during power-up/down sequences and during normal device operation. This supply shall only be sourced while programming eFuse.

7.10.2.3 Power-Down Sequencing

图 7-4 describes the device power-down sequencing.



AM243x_PWR_DWN

图 7-4. Power-Down Sequencing

1. VDDSHV_MCU and VDDSHVx [x=0-5] when operating at 3.3V.
2. VDDSHV_MCU and VDDSHVx [x=0-5] when operating at 1.8V.

7.10.3 System Timing

For more details about features and additional description information on the subsystem multiplexing signals, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

表 7-5. System Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	0.5		V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	3	30	pF

7.10.3.1 Reset Timing

Tables and figures provided in this section define timing requirements and switching characteristics for reset related signals.

表 7-6. MCU_PORz Timing Requirements

see 图 7-5

NO.	PARAMETER		MIN	MAX	UNIT
RST1		Hold time, MCU_PORz active (low) at Power-up after supplies valid (using external crystal)	9500000		ns
RST2	$t_{h(SUPPLIES_VALID - MCU_PORz)}$	Hold time, MCU_PORz active (low) at Power-up after supplies valid and external clock stable (using external LVC MOS oscillator)	1200		ns
RST3	$t_{w(MCU_PORzL)}$	Pulse Width minimum, MCU_PORz low after Power-up (without removal of Power or system reference clock MCU_OSC0_XI/XO)	1200		ns




图 7-5. MCU_PORz Timing Requirements

表 7-7. MCU_RESETSTATz, and RESETSTATz Switching Characteristics

see 图 7-6

NO.	PARAMETER		MIN	MAX	UNIT
RST4	$t_{d(MCU_PORzL-MCU_RESETSTATzL)}$	Delay time, MCU_PORz active (low) to MCU_RESETSTATz active (low)	0		ns
RST5	$t_{d(MCU_PORzH-MCU_RESETSTATzH)}$	Delay time, MCU_PORz inactive (high) to MCU_RESETSTATz inactive (high)	$6120 \cdot S^{(1)}$		ns
RST6	$t_{d(MCU_PORzL-RESETSTATzL)}$	Delay time, MCU_PORz active (low) to RESETSTATz active (low)	0		ns
RST7	$t_{d(MCU_PORzH-RESETSTATzH)}$	Delay time, MCU_PORz inactive (high) to RESETSTATz inactive (high)	$9195 \cdot S^{(1)}$		ns
RST8	$t_{w(MCU_RESETSTATzL)}$	Pulse Width Minimum MCU_RESETSTATz low (SW_MCU_WARMRST)	$4040 \cdot S^{(1)}$		ns
RST9	$t_{w(RESETSTATzL)}$	Pulse Width Minimum RESETSTATz low (SW_MCU_WARMRST, SW_MAIN_PORz, or SW_MAIN_WARMRST)	301200		ns

(1) S = MCU_OSC0_XI/XO clock period




图 7-6. MCU_RESETSTATz, and RESETSTATz Switching Characteristics

表 7-8. MCU_RESETz Timing Requirements

see 图 7-7

NO.	PARAMETER	MIN	MAX	UNIT
RST10	$t_{w(MCU_RESETzL)}$ ⁽¹⁾	Pulse Width minimum, MCU_RESETz active (low)	1200	ns

(1) This timing parameter is valid only after all supplies are valid and MCU_PORz has been asserted for the specified time.

表 7-9. MCU_RESETSTATz, and RESETSTATz Switching Characteristics

see 图 7-7

NO.	PARAMETER	MIN	MAX	UNIT
RST11	$t_d(MCU_RESETzL-MCU_RESETSTATzL)$	Delay time, MCU_RESETz active (low) to MCU_RESETSTATz active (low)	0	ns
RST12	$t_d(MCU_RESETzH-MCU_RESETSTATzH)$	Delay time, MCU_RESETz inactive (high) to MCU_RESETSTATz inactive (high)	$966 \cdot S^{(1)}$	ns
RST13	$t_d(MCU_RESETzL-RESETSTATzL)$	Delay time, MCU_RESETz active (low) to RESETSTATz active (low)	0	ns
RST14	$t_d(MCU_RESETzH-RESETSTATzH)$	Delay time, MCU_RESETz inactive (high) to RESETSTATz inactive (high)	$4040 \cdot S^{(1)}$	ns

(1) $S = MCU_OSC0_XI/XO$ clock period




图 7-7. MCU_RESETz, MCU_RESETSTATz, and RESETSTATz Timing Requirements and Switching Characteristics

表 7-10. RESET_REQz Timing Requirements

see 图 7-8

NO.	PARAMETER	MIN	MAX	UNIT
RST15	$t_{w(RES_REQzL)}$ ⁽¹⁾	Pulse Width minimum, RESET_REQz active (low)	1200	ns

(1) This timing parameter is valid only after all supplies are valid and MCU_PORz has been asserted for the specified time.

表 7-11. RESETSTATz Switching Characteristics

see 图 7-8

NO.	PARAMETER	MIN	MAX	UNIT
RST16	$t_{d(RES_REQzL-RES_STATzL)}$	Delay time, RESET_REQz active (low) to RESETSTATz active (low)	T ⁽¹⁾	ns
RST17	$t_{d(RES_REQzH-RES_STATzH)}$	Delay time, RESET_REQz inactive (high) to RESETSTATz inactive (high)	W ⁽²⁾	ns

(1) T = Reset Isolation Time (Software Dependent)


(2) W = Max [300 μ s (Typical) from RESETz_REQz inactive (high), Reset Isolation Time + 300 μ s (TYP) from RESET_REQz active (low)]

图 7-8. RESET_REQz and RESETSTATz Timing Requirements and Switching Characteristics

表 7-12. EMUx Timing Requirements

see 图 7-9

NO.	PARAMETER	MIN	MAX	UNIT
RST18	$t_{su(EMUx-MCU_PORz)}$	Setup time, EMU[1:0] before MCU_PORz inactive (high)	3*S ⁽¹⁾	ns
RST19	$t_{h(MCU_PORz-EMUx)}$	Hold time, EMU[1:0] after MCU_PORz inactive (high)	10	ns

(1) S = MCU_OSC0_XI/XO clock period




图 7-9. EMUx Timing Requirements

表 7-13. BOOTMODE Timing Requirements

see 图 7-10

NO.	PARAMETER	MIN	MAX	UNIT
RST23	$t_{su}(\text{BOOTMODE-PORz_OUT})$	Setup time, BOOTMODE[15:00] before PORz_OUT high (External MCU PORz event or Software SW_MAIN_PORz)	$3 \cdot S^{(1)}$	ns
RST24	$t_h(\text{PORz_OUT - BOOTMODE})$	Hold time, BOOTMODE[15:00] after PORz_OUT high (External MCU PORz event, Software SW_MAIN_PORz)	0	ns

(1) $S = \text{MCU_OSC0_XI/XO clock period}$

表 7-14. PORz_OUT Switching Characteristics

see 图 7-10

NO.	PARAMETER	MIN	MAX	UNIT
RST25	$t_d(\text{MCU_PORzL-PORz_OUT})$	Delay time, MCU_PORz active (low) to PORz_OUT active (low)	0	ns
RST26	$t_d(\text{MCU_PORzH-PORz_OUT})$	Delay time, MCU_PORz inactive (high) to PORz_OUT inactive (high)	0	ns
RST27	$t_w(\text{PORz_OUTL})$	Pulse Width Minimum PORz_OUT low (MCU_PORz, SW_MAIN_PORz)	1200	ns




图 7-10. BOOTMODE Timing Requirements and PORz_OUT Switching Characteristics

7.10.3.2 Safety Signal Timing

Tables and figures provided in this section define switching characteristics for MCU_SAFETY_ERRORn.

表 7-15. MCU_SAFETY_ERRORn Switching Characteristics

see 图 7-11

NO.	PARAMETER	MIN	MAX	UNIT
SFTY1	$t_c(\text{MCU_SAFETY_ERRORn})$	Cycle time minimum, MCU_SAFETY_ERRORn (PWM mode enabled)	$(P \cdot H) + (P \cdot L)^{(1) (3) (4)}$	ns
SFTY2	$t_w(\text{MCU_SAFETY_ERRORn})$	Pulse width minimum, MCU_SAFETY_ERRORn active (PWM mode disabled) ⁽⁵⁾	$P \cdot R^{(1) (2)}$	ns
SFTY3	$t_d(\text{ERROR_CONDITION-MCU_SAFETY_ERRORnL})$	Delay time, ERROR CONDITION to MCU_SAFETY_ERRORn active ⁽⁵⁾	$50 \cdot P^{(1)}$	ns

(1) $P = \text{ESM functional clock}$

(2) $R = \text{Error Pin Counter Pre-Load Register count value}$

(3) $H = \text{Error Pin PWM High Pre-Load Register count value}$

(4) $L = \text{Error Pin PWM Low Pre-Load Register count value}$

(5) When PWM mode is enabled, MCU_SAFETY_ERRORn stops toggling after RST22 and will maintain its value (either high or low) until the error is cleared. When PWM mode is disabled, MCU_SAFETY_ERRORn is active low.




图 7-11. MCU_SAFETY_ERRORn Timing Requirements and Switching Characteristics

7.10.3.3 Clock Timing

Tables and figures provided in this section define timing requirements and switching characteristics for clock signals.

表 7-16. Clock Timing Requirements

see 图 7-12

NO.			MIN	MAX	UNIT
CLK1	$t_{c(EXT_REFCLK1)}$	Cycle time minimum, EXT_REFCLK1	10		ns
CLK2	$t_{w(EXT_REFCLK1H)}$	Pulse Duration minimum, EXT_REFCLK1 high	$E \cdot 0.45^{(1)}$	$E \cdot 0.55^{(1)}$	ns
CLK3	$t_{w(EXT_REFCLK1L)}$	Pulse Duration minimum, EXT_REFCLK1 low	$E \cdot 0.45^{(1)}$	$E \cdot 0.55^{(1)}$	ns
CLK19	$t_{c(MCU_EXT_REFCLK0)}$	Cycle time minimum, MCU_EXT_REFCLK0	10		ns
CLK20	$t_{w(MCU_EXT_REFCLK0H)}$	Pulse Duration minimum, MCU_EXT_REFCLK0 high	$F \cdot 0.45^{(2)}$	$F \cdot 0.55^{(2)}$	ns
CLK21	$t_{w(MCU_EXT_REFCLK0L)}$	Pulse Duration minimum, MCU_EXT_REFCLK0 low	$F \cdot 0.45^{(2)}$	$F \cdot 0.55^{(2)}$	ns

(1) E = EXT_REFCLK1 cycle time

(2) F = MCU_EXT_REFCLK0 cycle time




图 7-12. Clock Timing Requirements

表 7-17. Clock Switching Characteristics

see 图 7-13

NO.		PARAMETER	MIN	MAX	UNIT
CLK4	$t_{c(SYSCLKOUT0)}$	Cycle time minimum, SYSCLKOUT0	8		ns
CLK5	$t_{w(SYSCLKOUT0H)}$	Pulse Duration minimum, SYSCLKOUT0 high	$A \cdot 0.4^{(1)}$	$A \cdot 0.6^{(1)}$	ns
CLK6	$t_{w(SYSCLKOUT0L)}$	Pulse Duration minimum, SYSCLKOUT0 low	$A \cdot 0.4^{(1)}$	$A \cdot 0.6^{(1)}$	ns
CLK7	$t_{c(OBSCLK0)}$	Cycle time minimum, OBSCLK0	5		ns
CLK8	$t_{w(OBSCLK0H)}$	Pulse Duration minimum, OBSCLK0 high	$B \cdot 0.45^{(2)}$	$B \cdot 0.55^{(2)}$	ns
CLK9	$t_{w(OBSCLK0L)}$	Pulse Duration minimum, OBSCLK0 low	$B \cdot 0.45^{(2)}$	$B \cdot 0.55^{(2)}$	ns

表 7-17. Clock Switching Characteristics (continued)

see 图 7-13

NO.	PARAMETER	MIN	MAX	UNIT
CLK10	$t_{c}(\text{CLKOUT0})$	20		ns
CLK11	$t_{w}(\text{CLKOUT0H})$	$C \cdot 0.4^{(3)}$	$C \cdot 0.6^{(3)}$	ns
CLK12	$t_{w}(\text{CLKOUT0L})$	$C \cdot 0.4^{(3)}$	$C \cdot 0.6^{(3)}$	ns
CLK13	$t_{c}(\text{MCU_SYSCLKOUT0})$	10		ns
CLK14	$t_{w}(\text{MCU_SYSCLKOUT0H})$	$G \cdot 0.4^{(4)}$	$G \cdot 0.6^{(4)}$	ns
CLK15	$t_{w}(\text{MCU_SYSCLKOUT0L})$	$G \cdot 0.4^{(4)}$	$G \cdot 0.6^{(4)}$	ns
CLK16	$t_{c}(\text{MCU_OBCLK0})$	5		ns
CLK17	$t_{w}(\text{MCU_OBCLK0H})$	$H \cdot 0.45^{(5)}$	$H \cdot 0.55^{(5)}$	ns
CLK18	$t_{w}(\text{MCU_OBCLK0L})$	$H \cdot 0.45^{(5)}$	$H \cdot 0.55^{(5)}$	ns

- (1) A = SYSCLKOUT0 cycle time
(2) B = OBCLK0 cycle time
(3) C = CLKOUT0 cycle time
(4) G = MCU_SYSCLKOUT0 cycle time
(5) H = MCU_OBCLK0 cycle time




图 7-13. Clock Switching Characteristics

7.10.4 Clock Specifications

7.10.4.1 Input Clocks / Oscillators

Various external clock inputs/outputs are needed to drive the device. Summary of these input clock signals is as follows:

- MCU_OSC0_XI/MCU_OSC0_XO — External main crystal interface pins connected to the internal high-frequency oscillator (MCU_HFOSC0), which is the default clock source for internal reference clock MCU_HFOSC0_CLKOUT.
- General purpose clock inputs
 - MCU_EXT_REFCLK0 — Optional external system clock input for MCU domain.
 - EXT_REFCLK1 — Optional external system clock input for MAIN domain.
 - SERDES0_REFCLK0P/N — Optional SERDES0 reference clock input for PCIe.
- External CPTS reference clock inputs
 - CP_GEMAC_CPTS0_RFT_CLK — CPTS reference clock input.
 - CPTS_RFT_CLK — CPTS reference clock input.

图 7-14 shows the external input clock sources and the output clocks to peripherals.




图 7-14. Input Clocks Interface

For more information about Input clock interfaces, see *Clocking* section in *Device Configuration* chapter in the device TRM.

7.10.4.1.1 MCU_OSC0 Internal Oscillator Clock Source

图 7-15 shows the recommended crystal circuit. All discrete components used to implement the oscillator circuit should be placed as close as possible to the MCU_OSC0_XI and MCU_OSC0_XO pins.




图 7-15. MCU_OSC0 Crystal Implementation

The crystal must be in the fundamental mode of operation and parallel resonant. 表 7-18 summarizes the required electrical constraints.

表 7-18. MCU_OSC0 Crystal Circuit Requirements

PARAMETER				MIN	TYP	MAX	UNIT
F _{xtal}	Crystal Parallel Resonance Frequency			25			MHz
F _{xtal}	Crystal Frequency Stability and Tolerance		Ethernet RGMII and RMII not used			±100	ppm
			Ethernet RGMII and RMII using derived clock			±50	
C _{L1+PCBXI}	Capacitance of C _{L1} + C _{PCBXI}			12		24	pF
C _{L2+PCBXO}	Capacitance of C _{L2} + C _{PCBXO}			12		24	pF
C _L	Crystal Load Capacitance			6		12	pF
C _{shunt}	Crystal Circuit Shunt Capacitance	ESR _{xtal} = 30 Ω	25 MHz			7	pF
		ESR _{xtal} = 40 Ω	25 MHz			5	pF
		ESR _{xtal} = 50 Ω	25 MHz			5	pF
ESR _{xtal}	Crystal Effective Series Resistance					(1)	Ω

(1) The maximum ESR of the crystal is a function of the crystal frequency and shunt capacitance. See the C_{shunt} parameter.

When selecting a crystal, the system design must consider temperature and aging characteristics of the crystal based on worst case environment and expected life expectancy of the system.

表 7-19 details the switching characteristics of the oscillator.

表 7-19. MCU_OSC0 Switching Characteristics - Crystal Mode

PARAMETER		MIN	TYP	MAX	UNIT
C _{XI}	XI Capacitance			1.44	pF
C _{XO}	XO Capacitance			1.52	pF
C _{XIXO}	XI to XO Mutual Capacitance			0.01	pF
t _s	Start-up Time		4		ms




图 7-16. MCU_OSC0 Start-up Time

7.10.4.1.1.1 Load Capacitance

The crystal circuit must be designed such that it applies the appropriate capacitive load to the crystal, as defined by the crystal manufacturer. The capacitive load, C_L , of this circuit is a combination of discrete capacitors C_{L1} , C_{L2} , and several parasitic contributions. PCB signal traces which connect crystal circuit components to MCU_OSC0_XI and MCU_OSC0_XO have parasitic capacitance to ground, C_{PCBXI} and C_{PCBXO} , where the PCB designer should be able to extract parasitic capacitance for each signal trace. The MCU_OSC0 circuits and device package have combined parasitic capacitance to ground, C_{PCBXI} and C_{PCBXO} , where these parasitic capacitance values are defined in 表 7-19.




图 7-17. Load Capacitance

Load capacitors, C_{L1} and C_{L2} in 图 7-15, should be chosen such that the below equation is satisfied. C_L in the equation is the load specified by the crystal manufacturer.

$$C_L = [(C_{L1} + C_{PCBXI} + C_{XI}) \times (C_{L2} + C_{PCBXO} + C_{XO})] / [(C_{L1} + C_{PCBXI} + C_{XI}) + (C_{L2} + C_{PCBXO} + C_{XO})]$$

To determine the value of C_{L1} and C_{L2} , multiply the capacitive load value C_L by 2. Using this result, subtract the combined values of $C_{PCBXI} + C_{XI}$ to determine the value of C_{L1} and the combined values of $C_{PCBXO} + C_{XO}$ to determine the value of C_{L2} . For example, if $C_L = 10$ pF, $C_{PCBXI} = 2.9$ pF, $C_{XI} = 0.5$ pF, $C_{PCBXO} = 3.7$ pF, $C_{XO} = 0.5$ pF, the value of $C_{L1} = [(2C_L) - (C_{PCBXI} + C_{XI})] = [(2 \times 10 \text{ pF}) - 2.9 \text{ pF} - 0.5 \text{ pF}] = 16.6 \text{ pF}$ and $C_{L2} = [(2C_L) - (C_{PCBXO} + C_{XO})] = [(2 \times 10 \text{ pF}) - 3.7 \text{ pF} - 0.5 \text{ pF}] = 15.8 \text{ pF}$

7.10.4.1.1.2 Shunt Capacitance

The crystal circuit must also be designed such that it does not exceed the maximum shunt capacitance for MCU_OSC0 operating conditions defined in 表 7-18. Shunt capacitance, C_{shunt} , of the crystal circuit is a combination of crystal shunt capacitance and parasitic contributions. PCB signal traces which connect crystal circuit components to MCU_OSC0 have mutual parasitic capacitance to each other, $C_{PCBXIXO}$, where the PCB designer should be able to extract mutual parasitic capacitance between these signal traces. The device package also has mutual parasitic capacitance, C_{XIXO} , where this mutual parasitic capacitance value is defined in 表 7-19.

PCB routing should be designed to minimize mutual capacitance between XI and XO signal traces. This is typically done by keeping signal traces short and not routing them in close proximity. Mutual capacitance can also be minimized by placing a ground trace between these signals when the layout requires them to be routed in close proximity. It is important to minimize the mutual capacitance on the PCB to provide as much margin as possible when selecting a crystal.




图 7-18. Shunt Capacitance

A crystal should be chosen such that the below equation is satisfied. C_O in the equation is the maximum shunt capacitance specified by the crystal manufacturer.

$$C_{shunt} \geq C_O + C_{PCBXIXO} + C_{XIXO}$$

For example, the equation would be satisfied when the crystal being used is 25 MHz with an ESR = 30 Ω , $C_{PCBXIXO}$ = 0.04 pF, C_{XIXO} = 0.01 pF, and shunt capacitance of the crystal is less than or equal to 6.95 pF.

7.10.4.1.2 MCU_OSC0 LVCMOS Digital Clock Source

图 7-19 shows the recommended oscillator connections when MCU_OSC0_XI is connected to a 1.8-V LVCMOS square-wave digital clock source.

备注

A DC steady-state condition is not allowed on MCU_OSC0_XI when the oscillator is powered up. This is not allowed because MCU_OSC0_XI is internally AC coupled to a comparator that may enter a unknown state when DC is applied to the input. Therefore, application software should power down MCU_OSC0 any time MCU_OSC0_XI is not toggling between logic states.




图 7-19. 1.8-V LVCMOS-Compatible Clock Input

7.10.4.2 Output Clocks

The device provides several system clock outputs. Summary of these output clocks are as follows:

- **MCU_SYCLKOUT0**
 - MCU_SYCLKOUT0 is the MCU Domain system clock (MCU_SYCLK0) divided-by-4. This clock output is provided for test and debug purposes only.
- **MCU_OBCLK0**
 - Observation clock output for test and debug purposes only.
- **SYCLKOUT0**
 - SYCLKOUT0 is the Main domain system clock (MAIN_SYCLK0) divided-by-4. This clock output is provided for test and debug purposes only.
- **CLKOUT0**
 - CLKOUT0 is the Ethernet Subsystem clock (MAIN_PLL0_HSDIV4_CLKOUT) divided-by-5 or divided-by-10. This clock output was provided to source to the external PHY. When configured to operate as the RMII Clock source (50 MHz), it must also routed back to the RMII_REF_CLK pin for proper device operation.
- **OBCLK0**
 - Observation clock output for test and debug purposes only.
- **GPMC_FCLK_MUX**
 - GPMC_FCLK_MUX is the GPMC0 functional clock (GPMC_FCLK). This clock is provided as an alternative GPMC interface clock when attached devices require a continuous running clock.

For more information, see *Clock Outputs* section in *Clocking* chapter and *GPMC Clock Configuration* section in *Peripherals* chapter in the device TRM.

7.10.4.3 PLLs

Power is supplied to the Phase-Locked Loop circuits (PLLs) by internal regulators that derive their power from off-chip power-sources.

There is one PLL in the MCU domain:

- MCU0_PLL

There are six PLLs in the MAIN domain:

- ARM0_PLL
- MAIN_PLL
- PER0_PLL
- PER1_PLL
- DDR PLL
- R5F PLL

备注

For more information, see:

- *Device Configuration / Clocking / PLLs* section in the device TRM.
- *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG)* section in the device TRM.

备注

The input reference clock (MCU_OSC0_XI / MCU_OSC0_XO) is specified and the lock time is ensured by the PLL controller, as documented in the *Device Configuration* chapter in the device TRM.

7.10.5 Peripherals

7.10.5.1 CPSW3G

For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

备注

CPSW3G MDIO0, CPSW3G RMII1, CPSW3G RMII2, and CPSW3G RGMII1 have one or more signals which can be multiplexed to more than one pin. Timing requirements and switching characteristics defined in this section are only valid for specific pin combinations known as IOSETs. Valid pin combinations or IOSETs for these interfaces are shown respectively in 表 6-7, 表 6-8, and 表 6-9.

7.10.5.1.1 CPSW3G MDIO Timing

表 7-20, 表 7-21, 表 7-22, and 图 7-20 present timing conditions, requirements, and switching characteristics for CPSW3G MDIO.

表 7-20. CPSW3G MDIO Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	0.9	3.6	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	10	470	pF

表 7-21. CPSW3G MDIO Timing Requirements

see 图 7-20

NO.	PARAMETER		MIN	MAX	UNIT
MDIO1	t _{su} (MDIO_MDC)	Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high	90		ns
MDIO2	t _h (MDC_MDIO)	Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high	0		ns

表 7-22. CPWS3G MDIO Switching Characteristics

see 图 7-20

NO.	PARAMETER		MIN	MAX	UNIT
MDIO3	t _c (MDC)	Cycle time, MDIO[x]_MDC	400		ns
MDIO4	t _w (MDCH)	Pulse Duration, MDIO[x]_MDC high	160		ns
MDIO5	t _w (MDCL)	Pulse Duration, MDIO[x]_MDC low	160		ns
MDIO7	t _d (MDC_MDIO)	Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid	-150	150	ns




图 7-20. CPSW3G MDIO Timing Requirements and Switching Characteristics

7.10.5.1.2 CPSW3G RMII Timing

表 7-23, 表 7-24, 图 7-21, 表 7-25, 图 7-22 表 7-26, and 图 7-23 present timing conditions, requirements, and switching characteristics for CPSW3G RMII.

表 7-23. CPSW3G RMII Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR _I	Input slew rate	VDD ⁽¹⁾ = 1.8V	0.18	0.54	V/ns
		VDD ⁽¹⁾ = 3.3V	0.4	1.2	V/ns
OUTPUT CONDITIONS					
C _L	Output load capacitance		3	25	pF

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.

表 7-24. RMII[x]_REF_CLK Timing Requirements - RMII Mode

see 图 7-21

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII1	t _c (REF_CLK)	Cycle time, RMII[x]_REF_CLK	19.999	20.001	ns
RMII2	t _w (REF_CLKH)	Pulse Duration, RMII[x]_REF_CLK High	7	13	ns
RMII3	t _w (REF_CLKL)	Pulse Duration, RMII[x]_REF_CLK Low	7	13	ns




图 7-21. CPSW3G RMII[x]_REF_CLK Timing Requirements - RMII Mode

表 7-25. RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RX_ER Timing Requirements - RMII Mode

see 图 7-22

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII4	$t_{su}(RXD_REF_CLK)$	Setup time, RMII[x]_RXD[1:0] valid before RMII[x]_REF_CLK	4		ns
	$t_{su}(CRS_DV_REF_CLK)$	Setup time, RMII[x]_CRS_DV valid before RMII[x]_REF_CLK	4		ns
	$t_{su}(RX_ER_REF_CLK)$	Setup time, RMII[x]_RX_ER valid before RMII[x]_REF_CLK	4		ns
RMII5	$t_h(REF_CLK_RXD)$	Hold time RMII[x]_RXD[1:0] valid after RMII[x]_REF_CLK	2		ns
	$t_h(REF_CLK_CRS_DV)$	Hold time, RMII[x]_CRS_DV valid after RMII[x]_REF_CLK	2		ns
	$t_h(REF_CLK_RX_ER)$	Hold time, RMII[x]_RX_ER valid after RMII[x]_REF_CLK	2		ns




图 7-22. CPSW3G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RX_ER Timing Requirements - RMII Mode

表 7-26. RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics - RMII Mode

see 图 7-23

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII6	$t_d(REF_CLK_TXD)$	Delay time, RMII[x]_REF_CLK High to RMII[x]_TXD[1:0] valid	2	10	ns
	$t_d(REF_CLK_TX_EN)$	Delay time, RMII[x]_REF_CLK to RMII[x]_TX_EN valid	2	10	ns




图 7-23. RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics - RMII Mode

7.10.5.1.3 CPSW3G RGMII Timing

表 7-27, 表 7-28, 表 7-29, 图 7-24, 表 7-30, 表 7-31, and 图 7-25 present timing conditions, requirements, and switching characteristics for CPSW3G RGMII.

表 7-27. CPSW3G RGMII Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	2.64	5	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	20	pF
PCB CONNECTIVITY REQUIREMENTS				

表 7-27. CPSW3G RGMII Timing Conditions (continued)

PARAMETER			MIN	MAX	UNIT
t_d (Trace Mismatch Delay)	Propagation delay mismatch across all traces	RGMII[x]_RXC, RGMII[x]_RD[3:0], RGMII[x]_RX_CTL		50	ps
		RGMII[x]_TXC, RGMII[x]_TD[3:0], RGMII[x]_TX_CTL		50	ps

表 7-28. RGMII[x]_RXC Timing Requirements - RGMII Mode


see 图 7-24

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII1	t_c (RXC)	Cycle time, RGMII[x]_RXC	10Mbps	360	440	ns
			100Mbps	36	44	ns
			1000Mbps	7.2	8.8	ns
RGMII2	t_w (RXCH)	Pulse duration, RGMII[x]_RXC high	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns
RGMII3	t_w (RXCL)	Pulse duration, RGMII[x]_RXC low	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns

表 7-29. RGMII[x]_RD[3:0], and RGMII[x]_RX_CTL Timing Requirements - RGMII Mode

see 图 7-24

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII4	t_{su} (RD-RXC)	Setup time, RGMII[x]_RD[3:0] valid before RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns
	t_{su} (RX_CTL-RXC)	Setup time, RGMII[x]_RX_CTL valid before RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns
RGMII5	t_h (RXC-RD)	Hold time, RGMII[x]_RD[3:0] valid after RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns
	t_h (RXC-RX_CTL)	Hold time, RGMII[x]_RX_CTL valid after RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns



A. RGMII[x]_RXC must be externally delayed relative to the data and control pins.

- B. Data and control information is received using both edges of the clocks. RGMII[x]_RD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_RXC and data bits 7-4 on the falling edge of RGMII[x]_RXC. Similarly, RGMII[x]_RX_CTL carries RXDV on rising edge of RGMII[x]_RXC and RXERR on falling edge of RGMII[x]_RXC.

图 7-24. CPSW3G RGMII[x]_RXC, RGMII[x]_RD[3:0], RGMII[x]_RX_CTL Timing Requirements - RGMII Mode

表 7-30. RGMII[x]_TxC Switching Characteristics - RGMII Mode


see 图 7-25

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII6	$t_{c(TXC)}$	Cycle time, RGMII[x]_TxC	10Mbps	360	440	ns
			100Mbps	36	44	ns
			1000Mbps	7.2	8.8	ns
RGMII7	$t_{w(TXCH)}$	Pulse duration, RGMII[x]_TxC high	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns
RGMII8	$t_{w(TXCL)}$	Pulse duration, RGMII[x]_TxC low	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns

表 7-31. RGMII[x]_TD[3:0] and RGMII[x]_TX_CTL Switching Characteristics - RGMII Mode

see 图 7-25

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII9	$t_{osu(TD-TXC)}$	Output setup time, RGMII[x]_TD[3:0] valid to RGMII[x]_TxC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns
	$t_{osu(TX_CTL-TXC)}$	Output setup time, RGMII[x]_TX_CTL valid to RGMII[x]_TxC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns
RGMII10	$t_{oh(TXC-TD)}$	Output hold time, RGMII[x]_TD[3:0] valid after RGMII[x]_TxC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns
	$t_{oh(TXC-TX_CTL)}$	Output hold time, RGMII[x]_TX_CTL valid after RGMII[x]_TxC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns



- A. TxC is delayed internally before being driven to the RGMII[x]_TxC pin. This internal delay is always enabled.

- B. Data and control information is received using both edges of the clocks. RGMII[x]_TD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_TxC and data bits 7-4 on the falling edge of RGMII[x]_TxC. Similarly, RGMII[x]_TX_CTL carries TXEN on rising edge of RGMII[x]_TxC and TXERR on falling edge of RGMII[x]_TxC.

图 7-25. CPSW3G RGMII[x]_TxC, RGMII[x]_TD[3:0], and RGMII[x]_TX_CTL Switching Characteristics - RGMII Mode

7.10.5.2 DDRSS

For more details about features and additional description information on the device (LP)DDR4 Memory Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

表 7-32 和 图 7-26 present switching characteristics for DDRSS.

表 7-32. DDRSS Switching Characteristics

see 图 7-26

NO.	PARAMETER	DDR TYPE	MIN	MAX	UNIT
1	$t_{c(DDR_CKP/DDR_CKN)}$ Cycle time, DDR_CKP and DDR_CKN	LPDDR4	1.25 ⁽¹⁾	20	ns
		DDR4	1.25 ⁽¹⁾	1.6	ns

- (1) Minimum DDR clock Cycle time will be limited based on the specific memory type (vendor) used in a system and by PCB implementation. Refer to [AM64x\AM243x DDR Board Design and Layout Guidelines](#) for the proper PCB implementation to achieve maximum DDR frequency.




图 7-26. DDRSS Switching Characteristics

For more information, see *DDR Subsystem (DDRSS)* section in *Memory Controllers* chapter in the device TRM.

7.10.5.3 ECAP

表 7-33, 表 7-34, 图 7-27, 表 7-35, and 图 7-28 present timing conditions, requirements, and switching characteristics for ECAP.

表 7-33. ECAP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	7	pF

表 7-34. ECAP Timing Requirements

see 图 7-27

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
CAP1	$t_{w(CAP)}$	Pulse duration, CAP (asynchronous)	$2 + 2P^{(1)}$		ns

(1) P = sysclk period in ns.




图 7-27. ECAP Timings Requirements

表 7-35. ECAP Switching Characteristics

see 图 7-28

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
CAP2	$t_{w(APWM)}$	Pulse duration, APWMx high/low	$-2 + 2P^{(1)}$		ns

(1) P = sysclk period in ns.




图 7-28. ECAP Switching Characteristics

For more information, see *Enhanced Capture (ECAP) Module* section in *Peripherals* chapter in the device TRM.

7.10.5.4 EPWM

表 7-36, 表 7-37, 图 7-29, 表 7-38, 图 7-30, 图 7-31, and 图 7-32 present timing conditions, requirements, and switching characteristics for EPWM.

表 7-36. EPWM Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	7	pF

表 7-37. EPWM Timing Requirements

see 图 7-29

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PWM6	t _w (SYNClN)	Pulse duration, EHRPWM_SYNCI	2 + 2P ⁽¹⁾		ns
PWM7	t _w (TZ)	Pulse duration, EHRPWM_TZn_IN low	2 + 3P ⁽¹⁾		ns

(1) P = sysclk period in ns.




图 7-29. EPWM Timing Requirements

表 7-38. EPWM Switching Characteristics

see 图 7-30, 图 7-31, and 图 7-32

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PWM1	t _w (PWM)	Pulse duration, EHRPWM_A/B high/low	P - 3 ⁽¹⁾		ns
PWM2	t _w (SYNCOUT)	Pulse duration, EHRPWM_SYNCOUT	P - 3 ⁽¹⁾		ns
PWM3	t _d (TZ-PWM)	Delay time, EHRPWM_TZn_IN active to EHRPWM_A/B forced high/low		11	ns
PWM4	t _d (TZ-PWMZ)	Delay time, EHRPWM_TZn_IN active to EHRPWM_A/B Hi-Z		11	ns
PWM5	t _w (SOC)	Pulse duration, EHRPWM_SOC/A/B output	P - 3 ⁽¹⁾		ns

(1) P = sysclk period in ns.




图 7-30. EHRPWM Switching Characteristics




图 7-31. EHRPWM_TZn_IN to EHRPWM_A/B Forced Switching Characteristics




图 7-32. EHRPWM_TZn_IN to EHRPWM_A/B Hi-Z Switching Characteristics

For more information, see *Enhanced Pulse Width Modulation (EPWM) Module* section in *Peripherals* chapter in the device TRM.

7.10.5.5 EQEP

表 7-39, 表 7-40, 图 7-33, and 表 7-41 present timing conditions, requirements, and switching characteristics for EQEP.

表 7-39. EQEP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	7	pF

表 7-40. EQEP Timing Requirements

see 图 7-33

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP1	t _{w(QEP)}	Pulse duration, QEP_A/B	2 + 2P ⁽¹⁾		ns
QEP2	t _{w(QEPIH)}	Pulse duration, QEP_I high	2 + 2P ⁽¹⁾		ns

表 7-40. EQEP Timing Requirements (continued)

see 图 7-33

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP3	$t_{w(QEPIL)}$	Pulse duration, QEP_I low	$2 + 2P^{(1)}$		ns
QEP4	$t_{w(QEP SH)}$	Pulse duration, QEP_S high	$2 + 2P^{(1)}$		ns
QEP5	$t_{w(QEP SL)}$	Pulse duration, QEP_S low	$2 + 2P^{(1)}$		ns

(1) P = sysclk period in ns




图 7-33. EQEP Timing Requirements

表 7-41. EQEP Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP6	$t_d(QEP-CNTR)$	Delay time, external clock to counter increment		24	ns

For more information, see *Enhanced Quadrature Encoder Pulse (EQEP) Module* section in *Peripherals* chapter in the device TRM.

7.10.5.6 FSI

表 7-42, 表 7-43, 图 7-34, 表 7-44, 图 7-35, 表 7-45, and 图 7-36 present timing conditions, requirements, and switching characteristics for FSI.

表 7-42. FSI Timing Conditions

PARAMETER	MIN	MAX	UNIT
INPUT CONDITIONS			
SR_i Input slew rate	0.8	4	V/ns
OUTPUT CONDITIONS			
C_L Output load capacitance	1	7	pF

表 7-43. FSI Timing Requirements

see 图 7-34

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
FSIR1	$t_c(RX_CLK)$	Cycle time, FSI_RXn_CLK	20		ns
FSIR2	$t_w(RX_CLK)$	Pulse width, FSI_RXn_CLK low or FSI_RXn_CLK high	$0.5P - 1^{(1)}$	$0.5P + 1^{(1)}$	ns
FSIR3	$t_{su}(RX_D-RX_CLK)$	Setup time, FSI_RXn_D[1:0] valid before FSI_RXn_CLK	3		ns

表 7-43. FSI Timing Requirements (continued)

see 图 7-34

NO.			MIN	MAX	UNIT
FSIR4	$t_{h(RX_CLK-RX_D)}$	Hold time, FSI_RXn_D[1:0] valid after FSI_RXn_CLK	2.5		ns

(1) P = FSI_RXn_CLK period in ns.




图 7-34. FSI Timing Requirements

表 7-44. FSI Switching Characteristics - FSI Mode

see 图 7-35

NO.		PARAMETER	MODE	MIN	MAX	UNIT
FSIT1	$t_{c(TX_CLK)}$	Cycle time, FSI_TXn_CLK	FSI Mode	20		ns
FSIT2	$t_{w(TX_CLK)}$	Pulse width, FSI_TXn_CLK low or FSI_TXn_CLK high	FSI Mode	$0.5P + 1^{(1)}$	$0.5P - 1^{(1)}$	ns
FSIT3	$t_{d(TX_CLK-TX_D)}$	Delay time, FSI_TXn_D[1:0] valid after FSI_TXn_CLK high or FSI_TXn_CLK low	FSI Mode	$0.25P - 2^{(1)}$	$0.25P + 2.5^{(1)}$	ns

(1) P = FSI_TXn_CLK period in ns.




图 7-35. FSI Switching Characteristics - FSI Mode

表 7-45. FSI Switching Characteristics - SPI Mode

see 图 7-36

NO.		PARAMETER	MODE	MIN	MAX	UNIT
FSIT4	$t_{c(TX_CLK)}$	Cycle time, FSI_TXn_CLK	SPI Mode	20		ns
FSIT5	$t_{w(TX_CLK)}$	Pulse width, FSI_TXn_CLK low or FSI_TXn_CLK high	SPI Mode	$0.5P + 1^{(1)}$	$0.5P - 1^{(1)}$	ns
FSIT6	$t_{d(TX_CLKH-TX_D0)}$	Delay time, FSI_TXn_CLK high to FSI_TXn_D0 valid	SPI Mode		3	ns
FSIT7	$t_{d(TX_D1-TX_CLK)}$	Delay time, FSI_TXn_D1 low to FSI_TXn_CLK high	SPI Mode	$P - 3^{(1)}$		ns

表 7-45. FSI Switching Characteristics - SPI Mode (continued)

see 图 7-36

NO.	PARAMETER	MODE	MIN	MAX	UNIT
FSIT8	$t_{d(TX_CLK-TX_D1)}$ Delay time, FSI_TXn_CLK low to FSI_TXn_D1 high	SPI Mode	P - 2 ⁽¹⁾		ns

(1) P = FSI_TXn_CLK period in ns.




图 7-36. FSI Switching Characteristics - SPI Mode

For more information, see *Fast Serial Interface* section in *Peripherals* chapter in the device TRM.

7.10.5.7 GPIO

表 7-46, 表 7-47, and 表 7-48 present timing conditions, requirements, and switching characteristics for GPIO.

For more details about features and additional description information on the device GPIO, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

备注

The device has multiple GPIO modules. GPIO_n_x is generic name used to describe a GPIO signal, where n represents the specific GPIO module and x represents one of the input/output signals associated with the module.

表 7-46. GPIO Timing Conditions

PARAMETER	BUFFER TYPE	MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i Input slew rate	LVC MOS	0.75	6.6	V/ns
	I2C OD FS	TBD	TBD	V/ns
OUTPUT CONDITIONS				
C _L Output load capacitance	LVC MOS	3	10	pF
	I2C OD FS	3	100	pF

表 7-47. GPIO Timing Requirements

NO.	PARAMETER	DESCRIPTION	BUFFER TYPE	MIN	MAX	UNIT
GPIO1	$t_{W(GPIO_IN)}$	Pulse width, GPIO _n _x	LVC MOS	2P + 2.6 ⁽¹⁾		ns
			I2C OD FS	2P + 2.6 ⁽¹⁾		ns

(1) P = functional clock period in ns.

表 7-48. GPIO Switching Characteristics

NO.	PARAMETER	DESCRIPTION	BUFFER TYPE	MIN	MAX	UNIT
GPIO2	$t_{w(GPIO_OUT)}$	Pulse width, GPIO _n _x	LVCMOS	-3.6 + 0.975P ⁽¹⁾		ns
			I2C OD FS	160		ns

(1) P = functional clock period in ns.

For more information, see *General-Purpose Interface (GPIO)* section in *Peripherals* chapter in the device TRM.**7.10.5.8 GPMC**For more details about features and additional description information on the device General-Purpose Memory Controller, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.**备注**

GPMC has one or more signals which can be multiplexed to more than one pin. Timing requirements and switching characteristics defined in this section are only valid for specific pin combinations known as IOSETs. Valid pin combinations or IOSETs for this interface is shown in 表 6-43.

表 7-49 presents timing conditions for GPMC.

表 7-49. GPMC Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR _I	Input slew rate		1.65	4	V/ns
OUTPUT CONDITIONS					
C _L	Output load capacitance		5	20	pF
PCB CONNECTIVITY REQUIREMENTS					
$t_d(\text{Trace Delay})$	Propagation delay of each trace	133 MHz Synchronous Mode	140	360	ps
		All other modes	140	720	ps
$t_d(\text{Trace Mismatch Delay})$	Propagation delay mismatch across all traces			200	ps

For more information, see *General-Purpose Memory Controller (GPMC)* section in *Peripherals* chapter in the device TRM.**7.10.5.8.1 GPMC and NOR Flash — Synchronous Mode**

表 7-50 and 表 7-51 present timing requirements and switching characteristics for GPMC and NOR Flash - Synchronous Mode.

表 7-50. GPMC and NOR Flash Timing Requirements — Synchronous Mode

see 图 7-37, 图 7-38, and 图 7-41

NO.	PARAMETER	DESCRIPTION	MODE ⁽⁵⁾	MIN	MAX	MIN	MAX	UNIT
				GPMC_FCLK = 100 MHz ⁽²⁾		GPMC_FCLK = 133 MHz ⁽²⁾		
F12	t _{su} (dV-clkH)	Setup time, input data GPMC_AD[n:0] ⁽¹⁾ valid before output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.81		1.11		ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.06		3.50		ns

表 7-50. GPMC and NOR Flash Timing Requirements — Synchronous Mode (continued)

see 图 7-37, 图 7-38, and 图 7-41

NO.	PARAMETER	DESCRIPTION	MODE ⁽⁵⁾	MIN	MAX	UNIT
				GPMC_FCLK = 100 MHz ⁽²⁾	GPMC_FCLK = 133 MHz ⁽²⁾	
F13	t _h (clkH-dV)	Hold time, input data GPMC_AD[n:0] ⁽¹⁾ valid after output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.28	2.28	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.28	2.28	ns
F21	t _{su} (waitV-clkH)	Setup time, input wait GPMC_WAIT[j] ^{(3) (4)} valid before output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.81	1.11	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.06	3.50	ns
F22	t _h (clkH-waitV)	Hold time, input wait GPMC_WAIT[j] ^{(3) (4)} valid after output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.28	2.28	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.8	2.28	ns

(1) Synchronous Mode supports 16-bit data bus up to 133 MHz and 32-bit data bus up to 100 MHz

(2) GPMC_FCLK select

- gpmc_fclk_sel[1:0] = 2b01 to select the 100MHz GPMC_FCLK
- gpmc_fclk_sel[1:0] = 2b00 to select the 133MHz GPMC_FCLK

(3) In GPMC_WAIT[j], j is equal to 0 or 1.

(4) Wait monitoring support is limited to a WaitMonitoringTime value > 0. For a full description of wait monitoring feature, see *General-Purpose Memory Controller (GPMC)* section in the device TRM.

(5) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
– GPMC_CLK frequency = GPMC_FCLK frequency

For not_div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 1h to 3h:
– GPMC_CLK frequency = GPMC_FCLK frequency / (2 to 4)

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 01 = PER1_PLL_CLKOUT / 3 = 300 / 3 = 100MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

表 7-51. GPMC and NOR Flash Switching Characteristics - Synchronous Mode

see 图 7-37, 图 7-38, 图 7-39, 图 7-40, and 图 7-41

NO. (3)	PARAMETER	DESCRIPTION	MODE ⁽¹⁸⁾	MIN	MAX	UNIT
				100 MHz	133 MHz	
F0	1 / tc(clk)	Period, output clock GPMC_CLK ⁽¹⁶⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	10.00	7.52	ns
F1	t _w (clkH)	Typical pulse duration, output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	0.475P - 0.3 ⁽¹⁵⁾	0.475P - 0.3 ⁽¹⁵⁾	ns

表 7-51. GPMC and NOR Flash Switching Characteristics - Synchronous Mode (continued)

see 图 7-37, 图 7-38, 图 7-39, 图 7-40, and 图 7-41

NO. (3)	PARAMETER	DESCRIPTION	MODE ⁽¹⁸⁾	MIN	MAX	MIN	MAX	UNIT
				100 MHz		133 MHz		
F1	t _w (clkL)	Typical pulse duration, output clock GPMC_CLK low	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	0.475P - 0.3 ⁽¹⁵⁾		0.475P - 0.3 ⁽¹⁵⁾		ns
	t _{dc} (clk)	Duty cycle error, output clock GPMC_CLK	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-500.00	500.00	-500.00	500.00	ps
	t _j (clk)	Jitter standard deviation, output clock GPMC_CLK ⁽¹⁷⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	33.33		33.33		ps
	t _R (clk)	Rise time, output clock GPMC_CLK	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.0		2.0		ns
	t _F (clk)	Fall time, output clock GPMC_CLK	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.0		2.0		ns
	t _R (do)	Rise time, output data GPMC_AD[n:0] (1)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.0		2.0		ns
	t _F (do)	Fall time, output data GPMC_AD[n:0] (1)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.0		2.0		ns
F2	t _d (clkH-csnV)	Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CSn[i] transition ⁽¹⁴⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	F - 2.2 (6)	F + 3.75	F - 2.2 (6)	F + 3.75	ns
F3	t _d (clkH-CSn[i]V)	Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CSn[i] invalid ⁽¹⁴⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	E - 2.2 (5)	E + 1.31	E - 2.2 (5)	E + 4.5	ns
F4	t _d (aV-clk)	Delay time, output address GPMC_A[27:1] valid to output clock GPMC_CLK first edge	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	B - 2.3 (3)	B + 4.5	B - 2.3 (3)	B + 4.5	ns
F5	t _d (clkH-aIV)	Delay time, output clock GPMC_CLK rising edge to output address GPMC_A[27:1] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3	4.5	-2.3	4.5	ns
F6	t _d (be[x]nV-clk)	Delay time, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n valid to output clock GPMC_CLK first edge	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	B - 2.3 (3)	B + 1.9	B - 2.3 (3)	B + 1.9	ns
F7	t _d (clkH-be[x]nIV)	Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n invalid ⁽¹¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2.3 (4)	D + 1.9	D - 2.3 (4)	D + 1.9	ns
F7	t _d (clkL-be[x]nIV)	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid ⁽¹²⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2.3 (4)	D + 1.9	D - 2.3 (4)	D + 1.9	ns
F7	t _d (clkL-be[x]nIV).	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid ⁽¹³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2.3 (4)	D + 1.9	D - 2.3 (4)	D + 1.9	ns
F8	t _d (clkH-advn)	Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	G - 2.3 (7)	G + 4.5	G - 2.3 (7)	G + 4.5	ns

表 7-51. GPMC and NOR Flash Switching Characteristics - Synchronous Mode (continued)

see 图 7-37, 图 7-38, 图 7-39, 图 7-40, and 图 7-41

NO. (3)	PARAMETER	DESCRIPTION	MODE ⁽¹⁸⁾	MIN	MAX	MIN	MAX	UNIT
				100 MHz	133 MHz	133 MHz	133 MHz	
F9	$t_{d(\text{clkH-advnIV})}$	Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	D - 2.3 (4)	D + 4.5	D - 2.3 (4)	D + 4.5	ns
F10	$t_{d(\text{clkH-oen})}$	Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.3H (8)	H + 3.5	H - 2.3 (8)	H + 3.5	ns
F11	$t_{d(\text{clkH-oenIV})}$	Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	E - 2.3 (8)	E + 3.5	E - 2.3 (8)	E + 3.5	ns
F14	$t_{d(\text{clkH-wen})}$	Delay time, output clock GPMC_CLK rising edge to output write enable GPMC_WEn transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	I - 2.3 (9)	I + 4.5	I - 2.3 (9)	I + 4.5	ns
F15	$t_{d(\text{clkH-do})}$	Delay time, output clock GPMC_CLK rising edge to output data GPMC_AD[n:0] ⁽¹¹⁾ transition ⁽¹¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 (10)	J + 2.7	J - 2.3 (10)	J + 2.7	ns
F15	$t_{d(\text{clkL-do})}$	Delay time, GPMC_CLK falling edge to GPMC_AD[n:0] ⁽¹¹⁾ data bus transition ⁽¹²⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 (10)	J + 2.7	J - 2.3 (10)	J + 2.7	ns
F15	$t_{d(\text{clkL-do})}$	Delay time, GPMC_CLK falling edge to GPMC_AD[n:0] ⁽¹¹⁾ data bus transition ⁽¹³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 (10)	J + 2.7	J - 2.3 (10)	J + 2.7	ns
F17	$t_{d(\text{clkH-be[x]n})}$	Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE transition ⁽¹¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 (10)	J + 1.9	J - 2.3 (10)	J + 1.9	ns
F17	$t_{d(\text{clkL-be[x]n})}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition ⁽¹²⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 (10)	J + 1.9	J - 2.3 (10)	J + 1.9	ns
F17	$t_{d(\text{clkL-be[x]n})}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition ⁽¹³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 (10)	J + 1.9	J - 2.3 (10)	J + 1.9	ns
F18	$t_{w(\text{csnV})}$	Pulse duration, output chip select GPMC_CSn[j] ⁽¹⁴⁾ low	Read	A		A		ns
			Write	A		A		ns
F19	$t_{w(\text{be[x]nV})}$	Pulse duration, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n low	Read	C		C		ns
			Write	C		C		ns
F20	$t_{w(\text{advnV})}$	Pulse duration, output address valid and address latch enable GPMC_ADVn_ALE low	Read	K		K		ns
			Write	K		K		ns

- (1) Synchronous Mode supports 16-bit data bus up to 133 MHz and 32-bit data bus up to 100 MHz
- (2) For single read: $A = (\text{CSrOffTime} - \text{CSOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
For burst read: $A = (\text{CSrOffTime} - \text{CSOnTime} + (n - 1) \times \text{PageBurstAccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
For burst write: $A = (\text{CSwOffTime} - \text{CSOnTime} + (n - 1) \times \text{PageBurstAccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
With n being the page burst access number.
- (3) $B = \text{ClkActivationTime} \times \text{GPMC_FCLK}^{(15)}$
- (4) For single read: $D = (\text{RdCycleTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
For burst read: $D = (\text{RdCycleTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
For burst write: $D = (\text{WrCycleTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
- (5) For single read: $E = (\text{CSrOffTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
For burst read: $E = (\text{CSrOffTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$
For burst write: $E = (\text{CSwOffTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(15)}$

- (6) For cs_n falling edge (CS activated):
- Case GPMCFCLKDIVIDER = 0:
 - $F = 0.5 \times \text{CSEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $F = 0.5 \times \text{CSEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
 - $F = (1 + 0.5 \times \text{CSEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
 - Case GPMCFCLKDIVIDER = 2:
 - $F = 0.5 \times \text{CSEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if ((CSOnTime - ClkActivationTime) is a multiple of 3)
 - $F = (1 + 0.5 \times \text{CSEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((CSOnTime - ClkActivationTime - 1) is a multiple of 3)
 - $F = (2 + 0.5 \times \text{CSEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((CSOnTime - ClkActivationTime - 2) is a multiple of 3)
- (7) For ADV falling edge (ADV activated):
- Case GPMCFCLKDIVIDER = 0:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
 - $G = (1 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
 - Case GPMCFCLKDIVIDER = 2:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if ((ADVOnTime - ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((ADVOnTime - ClkActivationTime - 1) is a multiple of 3)
 - $G = (2 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((ADVOnTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GPMCFCLKDIVIDER = 0:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
- Case GPMCFCLKDIVIDER = 1:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime are even)
 - $G = (1 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if ((ADVRdOffTime - ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((ADVRdOffTime - ClkActivationTime - 1) is a multiple of 3)
 - $G = (2 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((ADVRdOffTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GPMCFCLKDIVIDER = 0:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
- Case GPMCFCLKDIVIDER = 1:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
 - $G = (1 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $G = 0.5 \times \text{ADVEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if ((ADVWrOffTime - ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((ADVWrOffTime - ClkActivationTime - 1) is a multiple of 3)
 - $G = (2 + 0.5 \times \text{ADVEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if ((ADVWrOffTime - ClkActivationTime - 2) is a multiple of 3)

- (8) For OE falling edge (OE activated) and IO DIR rising edge (Data Bus input direction):
- Case GPMCFCLKDIVIDER = 0:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are even)

- $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $((\text{OEOnTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{OEOnTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $H = (2 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{OEOnTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)

For OE rising edge (OE deactivated):

- Case GPMCFCLKDIVIDER = 0:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
- Case GPMCFCLKDIVIDER = 1:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $(\text{ClkActivationTime}$ and OEOffTime are odd) or $(\text{ClkActivationTime}$ and OEOffTime are even)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $((\text{OEOffTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{OEOffTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $H = (2 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{OEOffTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)

(9) For WE falling edge (WE activated):

- Case GPMCFCLKDIVIDER = 0:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
- Case GPMCFCLKDIVIDER = 1:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $(\text{ClkActivationTime}$ and WEOnTime are odd) or $(\text{ClkActivationTime}$ and WEOnTime are even)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $((\text{WEOnTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{WEOnTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $I = (2 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{WEOnTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)

For WE rising edge (WE deactivated):

- Case GPMCFCLKDIVIDER = 0:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$
- Case GPMCFCLKDIVIDER = 1:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $(\text{ClkActivationTime}$ and WEOffTime are odd) or $(\text{ClkActivationTime}$ and WEOffTime are even)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(15)}$ if $((\text{WEOffTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{WEOffTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $I = (2 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(15)}$ if $((\text{WEOffTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)

(10) $J = \text{GPMC_FCLK}^{(15)}$

(11) First transfer only for CLK DIV 1 mode.

(12) Half cycle; for all data after initial transfer for CLK DIV 1 mode.

(13) Half cycle of GPMC_CLKOUT; for all data for modes other than CLK DIV 1 mode. GPMC_CLKOUT divide down from GPMC_FCLK.

(14) In GPMC_CS[n][j], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

(15) P = GPMC_CLK period in ns

(16) Related to the GPMC_CLK output clock maximum and minimum frequencies programmable in the GPMC module by setting the GPMC_CONFIG1_i configuration register bit field GPMCFCLKDIVIDER.

(17) The jitter probability density can be approximated by a Gaussian function.

(18) For div_by_1_mode:

- GPMC_CONFIG1_i register: GPMCFCLKDIVIDER = 0h:
 - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:


- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 01 = $\text{PER1_PLL_CLKOUT} / 3 = 300 / 3 = 100\text{MHz}$

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

For no extra_delay:


- GPMC_CONFIG2_i Register: CSEXTRADELAY = 0h = CSn Timing control signal is not delayed
- GPMC_CONFIG4_i Register: WEEXTRADELAY = 0h = nWE timing control signal is not delayed
- GPMC_CONFIG4_i Register: OEEXTRADELAY = 0h = nOE timing control signal is not delayed
- GPMC_CONFIG3_i Register: ADVEXTRADELAY = 0h = nADV timing control signal is not delayed



GPMC_01

- A. In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3.
B. In GPMC_WAIT[j], j is equal to 0 or 1.


图 7-37. GPMC and NOR Flash — Synchronous Single Read (GPMCFCLKDIVIDER = 0)



GPMC_02

- A. In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3.
- B. In GPMC_WAIT[j], *j* is equal to 0 or 1.

图 7-38. GPMC and NOR Flash — Synchronous Burst Read — 4x16 - bit (GPMCFCLKDIVIDER = 0)




GPMC_03

- A. In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3.

B. In GPMC_WAIT[j], j is equal to 0 or 1.

图 7-39. GPMC and NOR Flash—Synchronous Burst Write (GPMCFCLKDIVIDER = 0)




GPMC_04

A. In GPMC_CS[n], i is equal to 0, 1, 2 or 3.

B. In GPMC_WAIT[j], j is equal to 0 or 1.

图 7-40. GPMC and Multiplexed NOR Flash — Synchronous Burst Read



GPMC_05

- A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
B. In GPMC_WAIT[j], j is equal to 0 or 1.

图 7-41. GPMC and Multiplexed NOR Flash — Synchronous Burst Write

7.10.5.8.2 GPMC and NOR Flash — Asynchronous Mode

表 7-52 和 表 7-53 呈现 timing requirements 和 switching characteristics for GPMC and NOR Flash — Asynchronous Mode.

表 7-52. GPMC and NOR Flash Timing Requirements - Asynchronous Mode

see 图 7-42, 图 7-43, 图 7-44, and 图 7-46

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
FA5 ⁽¹⁾	$t_{acc(d)}$	Data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H ⁽⁴⁾	ns
FA2 ₀ ⁽²⁾	$t_{acc1-pgmode(d)}$	Page mode successive data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		P ⁽³⁾	ns
FA2 ₁ ⁽¹⁾	$t_{acc2-pgmode(d)}$	Page mode first data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H ⁽⁴⁾	ns

- (1) The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.
(2) The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.
(3) $P = \text{PageBurstAccessTime} \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(5)}$
(4) $H = \text{AccessTime} \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(5)}$
(5) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

表 7-53. GPMC and NOR Flash Switching Characteristics - Asynchronous Mode

see 图 7-42, 图 7-43, 图 7-44, 图 7-45, 图 7-46, and 图 7-47

NO.	PARAMETER	DESCRIPTION	MODE ⁽¹⁵⁾	MIN MAX		UNIT
				133 MHz		
	t _{R(d)}	Rise time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.0		ns
	t _{F(d)}	Fall time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.0		ns
FA0	t _{w(be[x]nV)}	Pulse duration, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid time	Read	N ⁽¹²⁾		ns
			Write	N ⁽¹²⁾		
FA1	t _{w(csnV)}	Pulse duration, output chip select GPMC_CS[n] ⁽¹³⁾ low	Read	A ⁽¹⁾		ns
			Write	A ⁽¹⁾		
FA3	t _{d(csnV-advnV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output address valid and address latch enable GPMC_ADVn_ALE invalid	Read	B - 2.1 ⁽²⁾	B + 2.1 ⁽²⁾	ns
			Write	B - 2.1 ⁽²⁾	B + 2.1 ⁽²⁾	
FA4	t _{d(csnV-oenV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output enable GPMC_OEn_REn invalid (Single read)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	C - 2.1 ⁽³⁾	C + 2.1 ⁽³⁾	ns
FA9	t _{d(aV-csnV)}	Delay time, output address GPMC_A[27:1] valid to output chip select GPMC_CS[n] ⁽¹³⁾ valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.1 ⁽⁹⁾	J + 2.1 ⁽⁹⁾	ns
FA10	t _{d(be[x]nV-csnV)}	Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid to output chip select GPMC_CS[n] ⁽¹³⁾ valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.1 ⁽⁹⁾	J + 2.1 ⁽⁹⁾	ns
FA12	t _{d(csnV-advnV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output address valid and address latch enable GPMC_ADVn_ALE valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	K - 2.1 ⁽¹⁰⁾	K + 2.1 ⁽¹⁰⁾	ns
FA13	t _{d(csnV-oenV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	L - 2.1 ⁽¹¹⁾	L + 2.1 ⁽¹¹⁾	ns
FA16	t _{w(aV)}	Pulse duration output address GPMC_A[26:1] invalid between 2 successive read and write accesses	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	G ⁽⁷⁾		ns
FA18	t _{d(csnV-oenV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output enable GPMC_OEn_REn invalid (Burst read)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	I - 2.1 ⁽⁸⁾	I + 2.1 ⁽⁸⁾	ns
FA20	t _{w(aV)}	Pulse duration, output address GPMC_A[27:1] valid - 2nd, 3rd, and 4th accesses	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D ⁽⁴⁾		ns
FA25	t _{d(csnV-wenV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	E - 2.1 ⁽⁵⁾	E + 2.1 ⁽⁵⁾	ns
FA27	t _{d(csnV-wenV)}	Delay time, output chip select GPMC_CS[n] ⁽¹³⁾ valid to output write enable GPMC_WEn invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	F - 2.1 ⁽⁶⁾	F + 2.1 ⁽⁶⁾	ns
FA28	t _{d(wenV-dV)}	Delay time, output write enable GPMC_WEn valid to output data GPMC_AD[15:0] valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.1		ns
FA29	t _{d(dV-csnV)}	Delay time, output data GPMC_AD[15:0] valid to output chip select GPMC_CS[n] ⁽¹³⁾ valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.1 ⁽⁹⁾	J + 2.1 ⁽⁹⁾	ns

表 7-53. GPMC and NOR Flash Switching Characteristics - Asynchronous Mode (continued)

see 图 7-42, 图 7-43, 图 7-44, 图 7-45, 图 7-46, and 图 7-47

NO.	PARAMETER	DESCRIPTION	MODE ⁽¹⁵⁾	MIN	MAX	UNIT
				133 MHz		
FA37	t _{d(oenV-alV)}	Delay time, output enable GPMC_OEn_REn valid to output address GPMC_AD[15:0] phase end	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2.1	ns


- (1) For single read: $A = (CSRdOffTime - CSOnTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
For single write: $A = (CSWrOffTime - CSOnTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
For burst read: $A = (CSRdOffTime - CSOnTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
For burst write: $A = (CSWrOffTime - CSOnTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
with n being the page burst access number
- (2) For reading: $B = ((ADVrdOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
For writing: $B = ((ADVWrOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (3) $C = ((OEOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (4) $D = PageBurstAccessTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
- (5) $E = ((WEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (6) $F = ((WEOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (7) $G = Cycle2CycleDelay \times GPMC_FCLK^{(14)}$
- (8) $I = ((OEOffTime + (n - 1) \times PageBurstAccessTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (9) $J = (CSOnTime \times (TimeParaGranularity + 1) + 0.5 \times CSEExtraDelay) \times GPMC_FCLK^{(14)}$
- (10) $K = ((ADVOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (11) $L = ((OEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (12) For single read: $N = RdCycleTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
For single write: $N = WrCycleTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
For burst read: $N = (RdCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
For burst write: $N = (WrCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
- (13) In GPMC_CS*n*[i], i is equal to 0, 1, 2 or 3.
- (14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
- (15) For div_by_1_mode:
 - GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
 - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1:0] CLK_SEL = 00 = CPSWHSIDV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:


- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRd/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOffTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)



GPMC_06

- In GPMC_CS[n], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
- FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.


图 7-42. GPMC and NOR Flash — Asynchronous Read — Single Word



GPMC_07

- In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
- FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.


图 7-43. GPMC and NOR Flash — Asynchronous Read — 32 - Bit



GPMC_08

- A. In GPMC_CS[n], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
- B. FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.
- C. FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.
- D. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.


图 7-44. GPMC and NOR Flash — Asynchronous Read — Page Mode 4x16 - Bit



GPMC_09

A. In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.


图 7-45. GPMC and NOR Flash — Asynchronous Write — Single Word



GPMC_10

- In GPMC_CS[n], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
- FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

图 7-46. GPMC and Multiplexed NOR Flash — Asynchronous Read — Single Word



GPMC_11

A. In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

图 7-47. GPMC and Multiplexed NOR Flash — Asynchronous Write — Single Word

7.10.5.8.3 GPMC and NAND Flash — Asynchronous Mode

表 7-54 和 表 7-55 present timing requirements and switching characteristics for GPMC and NAND Flash — Asynchronous Mode.

表 7-54. GPMC and NAND Flash Timing Requirements - Asynchronous Mode

see 图 7-50

NO.	PARAMETER	DESCRIPTION	MODE ⁽⁴⁾	MIN	MAX	UNIT
				133 MHz		
GNF12 ⁽¹⁾	$t_{acc(d)}$	Access time, input data GPMC_AD[15:0] ⁽³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		J ⁽²⁾	ns

(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

(2) $J = \text{AccessTime} \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(3)}$

(3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

(4) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
 - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHS DIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

表 7-55. GPMC and NAND Flash Switching Characteristics - Asynchronous Mode

see 图 7-48, 图 7-49, 图 7-50 和 图 7-51

NO.	PARAMETER		MODE ⁽⁴⁾	MIN	MAX	UNIT
	$t_{R(d)}$	Rise time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2.0	ns
	$t_{F(d)}$	Fall time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2.0	ns
GNF0	$t_{w(wenV)}$	Pulse duration, output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	A	TBD	ns
GNF1	$t_{d(csnV-wenV)}$	Delay time, output chip select GPMC_CS <i>n</i> [i] ⁽²⁾ valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	B - 2	B + 2	ns
GNF2	$t_{w(cleH-wenV)}$	Delay time, output lower-byte enable and command latch enable GPMC_BE0 <i>n</i> _CLE high to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	C - 2	C + 2	ns
GNF3	$t_{w(wenV-dV)}$	Delay time, output data GPMC_AD[15:0] valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2	D + 2	ns
GNF4	$t_{w(wenIV-dIV)}$	Delay time, output write enable GPMC_WEn invalid to output data GPMC_AD[15:0] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	E - 2	E + 2	ns
GNF5	$t_{w(wenIV-cleIV)}$	Delay time, output write enable GPMC_WEn invalid to output lower-byte enable and command latch enable GPMC_BE0 <i>n</i> _CLE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	F - 2	F + 2	ns

表 7-55. GPMC and NAND Flash Switching Characteristics - Asynchronous Mode (continued)

see 图 7-48, 图 7-49, 图 7-50 and 图 7-51

NO.	PARAMETER	MODE ⁽⁴⁾	MIN	MAX	UNIT
GNF6	$t_{w(wenIV-CSn[i]V)}$ Delay time, output write enable GPMC_WEn invalid to output chip select GPMC_CS <i>n</i> [<i>i</i>] ⁽²⁾ invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	G - 2	G + 2	ns
GNF7	$t_{w(aleH-wenV)}$ Delay time, output address valid and address latch enable GPMC_ADV <i>n</i> _ALE high to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	C - 2	C + 2	ns
GNF8	$t_{w(wenIV-aleIV)}$ Delay time, output write enable GPMC_WEn invalid to output address valid and address latch enable GPMC_ADV <i>n</i> _ALE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	F - 2	F + 2	ns
GNF9	$t_{c(wen)}$ Cycle time, write	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H	ns
GNF10	$t_{d(csnV-oenV)}$ Delay time, output chip select GPMC_CS <i>n</i> [<i>i</i>] ⁽²⁾ valid to output enable GPMC_OEn_RE <i>n</i> valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	I - 2	I + 2	ns
GNF13	$t_{w(oenV)}$ Pulse duration, output enable GPMC_OEn_RE <i>n</i> valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		K	ns
GNF14	$t_{c(oen)}$ Cycle time, read	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	L		ns
GNF15	$t_{w(oenIV-CSn[i]V)}$ Delay time, output enable GPMC_OEn_RE <i>n</i> invalid to output chip select GPMC_CS <i>n</i> [<i>i</i>] ⁽²⁾ invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	M - 2	M + 2	ns

(1) $A = (WEOffTime - WEOnTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(3)}$

(2) In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3.

(3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

(4) For div_by_1_mode:

- GPMC_CONFIG1_1 Register: GPMCFCLKDIVIDER = 0h:
- GPMC_CLK frequency = GPMC_FCLK frequency


For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHS

CLKOUT3 = 2000/15 = 133.33 MHz


For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_1 Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)




A. In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3.

图 7-48. GPMC and NAND Flash — Command Latch Cycle



A. In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3.


图 7-49. GPMC and NAND Flash — Address Latch Cycle



GPMC_14

- A. GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.
- B. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
- C. In GPMC_CS[n], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

图 7-50. GPMC and NAND Flash — Data Read Cycle



GPMC_15

- A. In GPMC_CS[n], i is equal to 0, 1, 2 or 3.

图 7-51. GPMC and NAND Flash — Data Write Cycle

7.10.5.9 I2C

For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

节 7.10.5.9.1, 表 7-56 和 图 7-52 assume testing over the recommended operating conditions and electrical characteristic conditions.

7.10.5.9.1 Timing Requirements for I2C Input Timings

NO.(1) (6)	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
I1	$t_{c(SCL)}$	Cycle time, SCL	Standard	10000		ns
			Fast	2500		ns


NO. (1) (6)	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
I2	$t_{su}(SCLH-SDAL)$	Setup time, SCL high before SDA low (for a repeated START condition)	Standard	4700		ns
			Fast	600		ns
I3	$t_h(SDAL-SCLL)$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	Standard	4000		ns
			Fast	900		ns
I4	$t_w(SCLL)$	Pulse duration, SCL low	Standard	4700		ns
			Fast	1300		ns
I5	$t_w(SCLH)$	Pulse duration, SCL high	Standard	4000		ns
			Fast	600		ns
I6	$t_{su}(SDAV-SCLH)$	Setup time, SDA valid before SCL high	Standard	250		ns
			Fast	100 ⁽²⁾		ns
I7	$t_h(SCLL-SDAV)$	Hold time, SDA valid after SCL low	Standard	0 ⁽³⁾	3450 ⁽⁴⁾	ns
			Fast	0 ⁽³⁾	900 ⁽⁴⁾	ns
I8	$t_w(SDAH)$	Pulse duration, SDA high between STOP and START conditions	Standard	4700		ns
			Fast	1300		ns
I9	$t_r(SDA)$	Rise time, SDA	Standard		1000	ns
			Fast	$20^*(V_{dd}/5.5V)$ ⁽⁵⁾⁽⁷⁾	300 ⁽³⁾⁽⁷⁾	ns
I10	$t_r(SCL)$	Rise time, SCL	Standard		1000	ns
			Fast	$20^*(V_{dd}/5.5V)$ ⁽⁵⁾⁽⁷⁾	300 ⁽³⁾⁽⁷⁾	ns
I11	$t_f(SDA)$	Fall time, SDA	Standard		300	ns
			Fast	$20^*(V_{dd}/5.5V)$ ⁽⁵⁾⁽⁷⁾	300 ⁽³⁾⁽⁷⁾	ns
I12	$t_f(SCL)$	Fall time, SCL	Standard		300	ns
			Fast	$20^*(V_{dd}/5.5V)$	300	ns
I13	$t_{su}(SCLH-SDAH)$	Setup time, SCL high before SDA high (for STOP condition)	Standard	4000		ns
			Fast	600		ns
I14	$t_w(SP)$	Pulse duration, spike (must be suppressed)	Standard			ns
			Fast	0	50	ns
I15	t_{skew}	Skew	Standard		3	ns
			Fast		3	ns
I16	C_b	Capacitive load for each bus line	Standard		400	pF
			Fast		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{su}(SDA-SCLH) \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line $t_{r\max} + t_{su}(SDA-SCLH) = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C-Bus Specification) before the SCL line is released.
- (3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (4) The maximum $t_h(SDA-SCLL)$ has only to be met if the device does not stretch the low period [$t_w(SCLL)$] of the SCL signal.
- (5) C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed
- (6) Software must properly configure the I2C module registers to achieve the timings shown in this table. See the device TRM for details.
- (7) These timings apply only to I2C0 and MCU_I2C0. I2C[3:1] and MCU_I2C1 use standard LVCMOS buffers to emulate open-drain buffers and their rise/fall times should be referenced in the device IBIS model.

表 7-56. Timing Requirements for I2C HS - Mode

NO.	PARAMETER	DESCRIPTION	CAPACITANCE	MIN	MAX	UNIT
I1	$t_{c(SCL)}$	Cycle time, SCL	100 pF Max	294		ns
			400 pF Max	588		ns
I2	$t_{su(SCLH-SDAL)}$	Setup time, SCL high before SDA low (for a repeated START condition)	100 pF Max	160		ns
			400 pF Max	160		ns
I3	$t_{h(SDAL-SCLL)}$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	100 pF Max	160		ns
			400 pF Max	160		ns
I4	$t_{w(SCLL)}$	Pulse duration, SCL low	100 pF Max	160		ns
			400 pF Max	320		ns
I5	$t_{w(SCLH)}$	Pulse duration, SCL high	100 pF Max	60		ns
			400 pF Max	120		ns
I6	$t_{su(SDAV-SCLH)}$	Setup time, SDA valid before SCL high	100 pF Max	10		ns
			400 pF Max	10		ns
I7	$t_{h(SCLL-SDAV)}$	Hold time, SDA valid after SCL low	100 pF Max	0	70	ns
			400 pF Max	0	150	ns
I13	$t_{w(SDAH)}$	Setup time, SCL high before SDA high (for STOP condition)	100 pF Max	160		ns
			400 pF Max	160 (2)		ns
I14	$t_{r(SDA)}$	Pulse duration, spike (must be suppressed)	100 pF Max	0	10 (2)	ns
			400 pF Max			ns
I15	t_{skew}	Skew				ns
I16	$C_b^{(1)}$	Capacitive Load for SDA and SCL Lines	100 pF Max		100	pF
			400 pF Max		400	pF

- (1) For bus line loads C_b between 100 pF and 400 pF the timing parameters must be linearly interpolated.
(2) A device must internally provide a Data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.



- A. $i = 0$ to 1 for MCU domain
 $i = 0$ to 3 for MAIN domain

图 7-52. I2C Receive Timing

7.10.5.10 MCAN

表 7-57 和 表 7-58 presents timing conditions and switching characteristics for MCAN.

For more details about features and additional description information on the device Controller Area Network Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

备注

The device has multiple MCAN modules. MCANn is a generic prefix applied to MCAN signal names, where n represents the specific MCAN module.

表 7-57. MCAN Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	2	15	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	5	20	pF

表 7-58. MCAN Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MCAN1	t _d (MCAN_TX)	Delay time, transmit shift register to MCANn_TX		10	ns
MCAN2	t _d (MCAN_RX)	Delay time, MCANn_RX to receive shift register		10	ns

For more information, see *Controller Area Network (MCAN)* section in *Peripherals* chapter in the device TRM.

7.10.5.11 MCSPI

For more details about features and additional description information on the device Serial Port Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

表 7-59 presents timing conditions for MCSPI.

For more information, see *Multichannel Serial Peripheral Interface (MCSPI)* section in *Peripherals* chapter in the device TRM.

表 7-59. MCSPI Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	2	8.5	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	6	12	pF


7.10.5.11.1 MCSPI — Master Mode

表 7-60, 图 7-53, 表 7-61, and 图 7-54 present timing requirements and switching characteristics for SPI - Master Mode.

表 7-60. MCSPI Timing Requirements - Master Mode

see 图 7-53

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SM4	t _{su} (MISO-SPICLK)	Setup time, SPIn_D[x] valid before SPIn_CLK active edge	2.8		ns
SM5	t _h (SPICLK-MISO)	Hold time, SPIn_D[x] valid after SPIn_CLK active edge	3		ns



SPRSP08_TIMING_McSPI_02

图 7-53. SPI Master Mode Receive Timing


表 7-61. MCSPI Switching Characteristics - Master Mode

see 图 7-54

NO.	PARAMETER		MIN	MAX	UNIT
SM1	$t_c(\text{SPICLK})$	Cycle time, SPIn_CLK	20		ns
SM2	$t_w(\text{SPICLK}_L)$	Pulse duration, SPIn_CLK low	$0.5P - 1^{(1)}$		ns
SM3	$t_w(\text{SPICLK}_H)$	Pulse duration, SPIn_CLK high	$0.5P - 1^{(1)}$		ns
SM6	$t_d(\text{SPICLK-SIMO})$	Delay time, SPIn_CLK active edge to SPIn_D[x]	-3	2.5	ns
SM7	$t_d(\text{CS-SIMO})$	Delay time, SPIn_CSi active edge to SPIn_D[x]	5		ns
SM8	$t_d(\text{CS-SPICLK})$	Delay time, SPIn_CSi active to SPIn_CLK first edge	PHA = 0	B - 4 ⁽³⁾	ns
			PHA = 1	A - 4 ⁽²⁾	ns
SM9	$t_d(\text{SPICLK-CS})$	Delay time, SPIn_CLK last edge to SPIn_CSi inactive	PHA = 0	A - 4 ⁽²⁾	ns
			PHA = 1	B - 4 ⁽³⁾	ns

(1) P = SPI_CLK period in ns.

- (2) When $P = 20.8 \text{ ns}$, $A = (TCS + 1) * TSPICLKREF$, where TCS is a bit field of the SPI_CH(i)CONF register. When $P > 20.8 \text{ ns}$, $A = (TCS + 0.5) * Fratio * TSPICLKREF$, where TCS is a bit field of the SPI_CH(i)CONF register.
- (3) $B = (TCS + .5) * TSPICLKREF$, where TCS is a bit field of the SPI_CH(i)CONF register and Fratio = Even ≥ 2 .



SPRSP08_TIMING_McSPI_01

图 7-54. SPI Master Mode Transmit Timing

7.10.5.11.2 MCSPI — Slave Mode

表 7-62, 图 7-55, 表 7-63, and 图 7-56 present timing requirements and switching characteristics for SPI - Slave Mode.

表 7-62. MCSPI Timing Requirements - Slave Mode

see 图 7-55


NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS1	$t_c(\text{SPICLK})$	Cycle time, SPIn_CLK	20		ns
SS2	$t_w(\text{SPICLK})$	Pulse duration, SPIn_CLK low	$0.45P^{(1)}$		ns
SS3	$t_w(\text{SPICLK})$	Pulse duration, SPIn_CLK high	$0.45P^{(1)}$		ns
SS4	$t_{su}(\text{SIMO-SPICLK})$	Setup time, SPIn_D[x] valid before SPIn_CLK active edge	5		ns
SS5	$t_h(\text{SPICLK-SIMO})$	Hold time, SPIn_D[x] valid after SPIn_CLK active edge	5		ns
SS8	$t_{su}(\text{CS-SPICLK})$	Setup time, SPIn_CSi valid before SPIn_CLK first edge	5		ns

表 7-62. MCSPI Timing Requirements - Slave Mode (continued)

see 图 7-55

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS9	$t_{h(SPICLK-CS)}$	Hold time, SPIn_CSi valid after SPIn_CLK last edge	5		ns

(1) P = SPIn_CLK period in ns.




SPRSP08_TIMING_McSPI_04

图 7-55. SPI Slave Mode Receive Timing

表 7-63. MCSPI Switching Characteristics - Slave Mode

see 图 7-56

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS6	$t_{d(SPICLK-SOMI)}$	Delay time, SPIn_CLK active edge to SPIn_D[x]	2	17.12	ns
SS7	$t_{sk(CS-SOMI)}$	Delay time, SPIn_CSi active edge to SPIn_D[x]	20.95		ns



SPRS008_TIMING_McSPI_03

图 7-56. SPI Slave Mode Transmit Timing

7.10.5.12 MMCSD

The MMCSD Host Controller provides an interface to embedded Multi-Media Card (MMC), Secure Digital (SD), and Secure Digital IO (SDIO) devices. The MMCSD Host Controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking for syntactical correctness.

For more details about MMCSD interfaces, see the corresponding MMC0 and MMC1 subsections within *Signal Descriptions* and *Detailed Description* sections.

备注

Some operating modes require software configuration of the MMC DLL delay settings, as shown in 表 7-64 和 表 7-73.

For more information, see *Multi-Media Card/Secure Digital (MMCSD) Interface* section in *Peripherals* chapter in the device TRM.

7.10.5.12.1 MMC0 - eMMC Interface

MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51) and it supports the following eMMC applications:

- Legacy speed
- High speed SDR
- High speed DDR
- HS200

表 7-64 presents the required DLL software configuration settings for MMC0 timing modes.

表 7-64. MMC0 DLL Delay Mapping for All Timing Modes

REGISTER NAME		MMCS0_SS_PHY_CTRL_4_REG					MMCS0_SS_PHY_CTRL_5_REG		
BIT FIELD		[31:24]	[20]	[15:12]	[8]	[4:0]	[17:16]	[10:8]	[2:0]
BIT FIELD NAME		STRBSEL	OTAPDLYENA	OTAPDLYSEL	ITAPDLYENA	ITAPDLYSEL	SELDLYTXCLK SELDLYRXCLK	FRQSEL	CLKBUFSEL
MODE	DESCRIPTION	STROBE DELAY	OUTPUT DELAY ENABLE	OUTPUT DELAY VALUE	INPUT DELAY ENABLE	INPUT DELAY VALUE	DLL DELAY CHAIN SELECT	DLL REF FREQUENCY	DELAY BUFFER DURATION
Legacy SDR	8-bit PHY operating 1.8 V, 25 MHz	0x0	0x0	NA	0x1	0x10	0x1	0x0	0x7
High Speed SDR	8-bit PHY operating 1.8 V, 50 MHz	0x0	0x0	NA	0x1	0xA	0x1	0x0	0x7
High Speed DDR	8-bit PHY operating 1.8 V, 50 MHz	0x0	0x1	0x6	0x1	0x3	0x0	0x4	0x7
HS200	8-bit PHY operating 1.8 V, 200 MHz	0x0	0x1	0x7	0x1	Tuning	0x0	0x0	0x7

表 7-65 presents timing conditions for MMC0.

表 7-65. MMC0 Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR _i	Input slew rate	Legacy SDR	0.14	1.44	V/ns
		High Speed SDR	0.3	0.9	V/ns
		High Speed DDR (CMD)	0.3	0.9	V/ns
		High Speed DDR (DAT[7:0])	0.45	0.9	V/ns
OUTPUT CONDITIONS					
C _L	Output load capacitance	Legacy SDR	1	12	pF
		High Speed SDR	1	12	pF
		High Speed DDR	1	12	pF
		HS200	1	6	pF
		PCB CONNECTIVITY REQUIREMENTS			
t _d (Trace Delay)	Propagation delay of each trace	All modes	126	756	ps
t _d (Trace Mismatch Delay)	Propagation delay mismatch across all traces	Legacy SDR, High Speed SDR		100	ps
		High Speed DDR, HS200		8	ps

7.10.5.12.1.1 Legacy SDR Mode

表 7-66, 图 7-57, 表 7-67, and 图 7-58 present timing requirements and switching characteristics for MMC0 – Legacy SDR Mode.

表 7-66. MMC0 Timing Requirements – Legacy SDR Mode

see 图 7-57

NO.			MIN	MAX	UNIT
LSDR1	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	9.69		ns
LSDR2	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	27.97		ns
LSDR3	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising edge	9.69		ns
LSDR4	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising edge	27.97		ns




图 7-57. MMC0 – Legacy SDR – Receive Mode

表 7-67. MMC0 Switching Characteristics – Legacy SDR Mode

see 图 7-58

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		25	MHz
LSDR5	$t_{c(clk)}$	Cycle time, MMC0_CLK	40		ns
LSDR6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	18.7		ns
LSDR7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	18.7		ns
LSDR8	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK falling edge to MMC0_CMD transition	-16.1	16.1	ns
LSDR9	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK falling edge to MMC0_DAT[7:0] transition	-16.1	16.1	ns




图 7-58. MMC0 – Legacy SDR – Transmit Mode

7.10.5.12.1.2 High Speed SDR Mode

表 7-68, 图 7-59, 表 7-69, and 图 7-60 present timing requirements and switching characteristics for MMC0 - High Speed SDR Mode.

表 7-68. MMC0 Timing Requirements - High Speed SDR Mode

see 图 7-59

NO.			MIN	MAX	UNIT
HSSDR1	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	2.99		ns
HSSDR2	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	2.67		ns
HSSDR3	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising edge	2.99		ns
HSSDR4	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising edge	2.67		ns




图 7-59. MMC0 - High Speed SDR Mode - Receive Mode

表 7-69. MMC0 Switching Characteristics - High Speed SDR Mode

see 图 7-60

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
HSSDR5	$t_{c(clk)}$	Cycle time, MMC0_CLK	20		ns
HSSDR6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	9.2		ns
HSSDR7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	9.2		ns
HSSDR8	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK falling edge to MMC0_CMD transition	-6.35	6.35	ns
HSSDR9	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK falling edge to MMC0_DAT[7:0] transition	-6.35	6.35	ns




图 7-60. MMC0 - High Speed SDR Mode - Transmit Mode

7.10.5.12.1.3 High Speed DDR Mode

表 7-70, 图 7-61, 表 7-71, and 图 7-62 present timing requirements and switching characteristics for MMC0 - High Speed DDR Mode.

表 7-70. MMC0 Timing Requirements - High Speed DDR Mode

see 图 7-61

NO.			MIN	MAX	UNIT
HSDDR1	$t_{su(cmdV-clk)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	3.88		ns
HSDDR2	$t_{h(clk-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	2.67		ns
HSDDR3	$t_{su(dV-clk)}$	Setup time, MMC0_DAT[7:0] valid before MMC0_CLK transition	0.83		ns
HSDDR4	$t_{h(clk-dV)}$	Hold time, MMC0_DAT[7:0] valid after MMC0_CLK transition	1.76		ns




图 7-61. MMC0 - High Speed DDR Mode - Receive Mode

表 7-71. MMC0 Switching Characteristics - High Speed DDR Mode

see 图 7-62

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
HSDDR5	$t_{c(clk)}$	Cycle time, MMC0_CLK	20		ns
HSDDR6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	9.2		ns
HSDDR7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	9.2		ns
HSDDR8	$t_{d(clk-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	3.31	16.19	ns
HSDDR9	$t_{d(clk-dV)}$	Delay time, MMC0_CLK transition to MMC0_DAT[7:0] transition	2.81	6.94	ns




图 7-62. MMC0 - High Speed DDR Mode - Transmit Mode

7.10.5.12.1.4 HS200 Mode

表 7-72 和 图 7-63 present switching characteristics for MMC0 - HS200 Mode.

表 7-72. MMC0 Switching Characteristics - HS200 Mode

see 图 7-63

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op}(clk)$	Operating frequency, MMC0_CLK		200	MHz
HS2005	$t_{c}(clk)$	Cycle time, MMC0_CLK	5		ns
HS2006	$t_{w}(clkH)$	Pulse duration, MMC0_CLK high	2.08		ns
HS2007	$t_{w}(clkL)$	Pulse duration, MMC0_CLK low	2.08		ns
HS2008	$t_{d}(clkL-cmdV)$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	0.99	3.28	ns
HS2009	$t_{d}(clkL-dV)$	Delay time, MMC0_CLK rising edge to MMC0_DAT[7:0] transition	0.99	3.28	ns




图 7-63. MMC0 - HS200 Mode - Transmit Mode

7.10.5.12.2 MMC1 - SD/SDIO Interface

MMC1 interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:

- Default speed
- High speed
- UHS - I SDR12
- UHS - I SDR25
- UHS - I SDR50
- UHS - I SDR104
- UHS - I DDR50

表 7-73 presents the required DLL software configuration settings for MMC1 timing modes.

表 7-73. MMC1 DLL Delay Mapping for All Timing Modes

REGISTER NAME		MMCS1_SS_PHY_CTRL_4_REG				MMCS1_SS_PHY_CTRL_5_REG
BIT FIELD		[20]	[15:12]	[8]	[4:0]	[2:0]
BIT FIELD NAME		OTAPDLYENA	OTAPDLYSEL	ITAPDLYENA	ITAPDLYSEL	CLKBUFSEL
MODE	DESCRIPTION	DELAY ENABLE	DELAY VALUE	INPUT DELAY ENABLE	INPUT DELAY VALUE	DELAY BUFFER DURATION
Default Speed	4-bit PHY operating 3.3 V, 25 MHz	0x0	0x0	0x1	0x0	0x7
High Speed	4-bit PHY operating 3.3 V, 50 MHz	0x0	0x0	0x1	0x0	0x7
UHS-I SDR12	4-bit PHY operating 1.8 V, 25 MHz	0x1	0xF	0x1	0x0	0x7
UHS-I SDR25	4-bit PHY operating 1.8 V, 50 MHz	0x1	0xF	0x1	0x0	0x7

表 7-73. MMC1 DLL Delay Mapping for All Timing Modes (continued)

REGISTER NAME		MMCSD1_SS_PHY_CTRL_4_REG				MMCSD1_SS_PHY_CTRL_5_REG
BIT FIELD		[20]	[15:12]	[8]	[4:0]	[2:0]
BIT FIELD NAME		OTAPDLYENA	OTAPDLYSEL	ITAPDLYENA	ITAPDLYSEL	CLKBUFSEL
MODE	DESCRIPTION	DELAY ENABLE	DELAY VALUE	INPUT DELAY ENABLE	INPUT DELAY VALUE	DELAY BUFFER DURATION
UHS-I SDR50	4-bit PHY operating 1.8 V, 100 MHz	0x1	0xC	0x1	Tuning	0x7
UHS-I DR50	4-bit PHY operating 1.8 V, 50 MHz	0x1	0x9	0x1	Tuning	0x7
UHS-I SDR104	4-bit PHY operating 1.8 V, 200 MHz	0x1	0x6	0x1	Tuning	0x7

表 7-74 presents timing conditions for MMC1.

表 7-74. MMC1 Timing Conditions

PARAMETER			MIN	MAX	UNIT
Input Conditions					
SR _i	Input slew rate	Default Speed, High Speed	0.69	2.06	V/ns
		UHS - I SDR12, UHS - I SDR25	0.34	1.34	V/ns
		UHS - I DDR50	1	2	V/ns
Output Conditions					
C _L	Output load capacitance	UHS - I DDR50	3	10	pF
		All other modes	1	10	pF
PCB Connectivity Requirements					
t _d (Trace Delay)	Propagation delay of each trace	UHS - I DDR50	240	1134	ps
		All other modes	126	1386	ps
t _d (Trace Mismatch Delay)	Propagation delay mismatch across all traces	UHS - I DDR50, UHS - I SDR104		20	ps
		All other modes		100	ps

7.10.5.12.2.1 Default Speed Mode

表 7-75, 图 7-64, 表 7-76, and 图 7-65 present timing requirements and switching characteristics for MMC1 - Default Speed Mode.

表 7-75. Timing Requirements for MMC1 - Default Speed Mode

see 图 7-64

NO.			MIN	MAX	UNIT
DS1	$t_{su}(cmdV-clkH)$	Setup time, MMC1_CMD valid before MMCi_CLK rising edge	2.55		ns
DS2	$t_h(clkH-cmdV)$	Hold time, MMC1_CMD valid after MMC1_CLK rising edge	19.67		ns
DS3	$t_{su}(dV-clkH)$	Setup time, MMC1_DAT[3:0] valid before MMC1_CLK rising edge	2.55		ns
DS4	$t_h(clkH-dV)$	Hold time, MMC1_DAT[3:0] valid after MMC1_CLK rising edge	19.67		ns




图 7-64. MMC1 - Default Speed - Receive Mode

表 7-76. Switching Characteristics for MMC1 - Default Speed Mode

see 图 7-65

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op}(clk)$	Operating frequency, MMC1_CLK		25	MHz
DS5	$t_c(clk)$	Cycle time, MMC1_CLK	40		ns
DS6	$t_w(clkH)$	Pulse duration, MMC1_CLK high	18.7		ns
DS7	$t_w(clkL)$	Pulse duration, MMC1_CLK low	18.7		ns
DS8	$t_d(clkL-cmdV)$	Delay time, MMC1_CLK falling edge to MMC1_CMD transition	- 14.1	14.1	ns
DS9	$t_d(clkL-dV)$	Delay time, MMC1_CLK falling edge to MMC1_DAT[3:0] transition	- 14.1	14.1	ns



图 7-65. MMC1 - Default Speed - Transmit Mode

7.10.5.12.2.2 High Speed Mode

表 7-77, 图 7-66, 表 7-78, and 图 7-67 present timing requirements and switching characteristics for MMC1 - High Speed Mode.

表 7-77. Timing Requirements for MMC1 - High Speed Mode

see 图 7-66

NO.			MIN	MAX	UNIT
HS1	$t_{su(cmdV-clkH)}$	Setup time, MMC1_CMD valid before MMC1_CLK rising edge	2.55		ns
HS2	$t_{h(clkH-cmdV)}$	Hold time, MMC1_CMD valid after MMC1_CLK rising edge	2.67		ns
HS3	$t_{su(dV-clkH)}$	Setup time, MMC1_DAT[3:0] valid before MMC1_CLK rising edge	2.55		ns
HS4	$t_{h(clkH-dV)}$	Hold time, MMC1_DAT[3:0] valid after MMC1_CLK rising edge	2.67		ns




图 7-66. MMC1 - High Speed - Receive Mode

表 7-78. Switching Characteristics for MMC1 - High Speed Mode

see 图 7-67

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC1_CLK		50	MHz
HS5	$t_{c(clk)}$	Cycle time, MMC1_CLK	20		ns
HS6	$t_{w(clkH)}$	Pulse duration, MMC1_CLK high	9.2		ns
HS7	$t_{w(clkL)}$	Pulse duration, MMC1_CLK low	9.2		ns
HS8	$t_{d(clkL-cmdV)}$	Delay time, MMC1_CLK falling edge to MMC1_CMD transition	-7.35	3.35	ns
HS9	$t_{d(clkL-dV)}$	Delay time, MMC1_CLK falling edge to MMC1_DAT[3:0] transition	-7.35	3.35	ns




图 7-67. MMC1 - High Speed - Transmit Mode

7.10.5.12.2.3 UHS -I SDR12 Mode

表 7-79, 图 7-68, 表 7-80, and 图 7-69 present timing requirements and switching characteristics for MMC1 - UHS-I SDR12 Mode.

表 7-79. Timing Requirements for MMC1 - UHS-I SDR12 Mode

see 图 7-68

NO.			MIN	MAX	UNIT
SDR121	$t_{su(cmdV-clkH)}$	Setup time, MMC1_CMD valid before MMC1_CLK rising edge	21.65		ns
SDR122	$t_{h(clkH-cmdV)}$	Hold time, MMC1_CMD valid after MMC1_CLK rising edge	1.67		ns
SDR123	$t_{su(dV-clkH)}$	Setup time, MMC1_DAT[3:0] valid before MMC1_CLK rising edge	21.65		ns
SDR124	$t_{h(clkH-dV)}$	Hold time, MMC1_DAT[3:0] valid after MMC1_CLK rising edge	1.67		ns




图 7-68. MMC1 - UHS-I SDR12 - Receive Mode

表 7-80. Switching Characteristics for MMC1 - UHS-I SDR12 Mode

see 图 7-69

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC1_CLK		25	MHz
SDR125	$t_{c(clk)}$	Cycle time, MMC1_CLK	40		ns
SDR126	$t_{w(clkH)}$	Pulse duration, MMC1_CLK high	18.7		ns
SDR127	$t_{w(clkL)}$	Pulse duration, MMC1_CLK low	18.7		ns
SDR128	$t_{d(clkL-cmdV)}$	Delay time, MMC1_CLK falling edge to MMC1_CMD transition	-13.6	13.6	ns
SDR129	$t_{d(clkL-dV)}$	Delay time, MMC1_CLK falling edge to MMC1_DAT[3:0] transition	-13.6	13.6	ns




图 7-69. MMC1 - UHS-I SDR12 - Transmit Mode

7.10.5.12.2.4 UHS -I SDR25 Mode

表 7-81, 图 7-70, 表 7-82, and 图 7-71 present timing requirements and switching characteristics for MMC1 - UHS-I SDR25 Mode.

表 7-81. Timing Requirements for MMC1 - UHS-I SDR25 Mode

see 图 7-70

NO.			MIN	MAX	UNIT
SDR251	$t_{su(cmdV-clkH)}$	Setup time, MMC1_CMD valid before MMC1_CLK rising edge	2.15		ns
SDR252	$t_{h(clkH-cmdV)}$	Hold time, MMC1_CMD valid after MMC1_CLK rising edge	1.67		ns
SDR253	$t_{su(dV-clkH)}$	Setup time, MMC1_DAT[3:0] valid before MMC1_CLK rising edge	2.15		ns
SDR254	$t_{h(clkH-dV)}$	Hold time, MMC1_DAT[3:0] valid after MMC1_CLK rising edge	1.67		ns




图 7-70. MMC1 - UHS-I SDR25 - Receive Mode

表 7-82. Switching Characteristics for MMC1 - UHS-I SDR25 Mode

see 图 7-71

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC1_CLK		50	MHz
SDR255	$t_{c(clk)}$	Cycle time, MMC1_CLK	20		ns
SDR256	$t_{w(clkH)}$	Pulse duration, MMC1_CLK high	9.2		ns
SDR257	$t_{w(clkL)}$	Pulse duration, MMC1_CLK low	9.2		ns
SDR258	$t_{d(clkL-cmdV)}$	Delay time, MMC1_CLK falling edge to MMC1_CMD transition	-7.1	3.1	ns
SDR259	$t_{d(clkL-dV)}$	Delay time, MMC1_CLK falling edge to MMC1_DAT[3:0] transition	-7.1	3.1	ns




图 7-71. MMC1 - UHS-I SDR25 - Transmit Mode

7.10.5.12.2.5 UHS -I SDR50 Mode

表 7-83, and 图 7-72 presents switching characteristics for MMC1 - UHS-I SDR50 Mode.

表 7-83. Switching Characteristics for MMC1 - UHS-I SDR50 Mode

see 图 7-72

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC1_CLK		100	MHz
SDR505	$t_{c(clk)}$	Cycle time, MMC1_CLK	10		ns
SDR506	$t_{w(clkH)}$	Pulse duration, MMC1_CLK high	4.45		ns
SDR507	$t_{w(clkL)}$	Pulse duration, MMC1_CLK low	4.45		ns
SDR508	$t_{d(clkL-cmdV)}$	Delay time, MMC1_CLK rising edge to MMC1_CMD transition	1.2	6.35	ns
SDR509	$t_{d(clkL-dV)}$	Delay time, MMC1_CLK rising edge to MMC1_DAT[3:0] transition	1.2	6.35	ns




图 7-72. MMC1 - UHS-I SDR50 - Transmit Mode

7.10.5.12.2.6 UHS - I DDR50 Mode

表 7-84, 图 7-73, 表 7-85, and 图 7-74 present timing requirements and switching characteristics for MMC1 - UHS-I DDR50 Mode.

表 7-84. Timing Requirements for MMC1 - UHS-I DDR50 Mode

see 图 7-73

NO.			MIN	MAX	UNIT
DDR501	$t_{su(cmdV-clk)}$	Setup time, MMC1_CMD valid before MMC1_CLK rising edge	2.99		ns
DDR502	$t_h(clk-cmdV)$	Hold time, MMC1_CMD valid after MMC1_CLK rising edge	1.91		ns
DDR503	$t_{su(dV-clk)}$	Setup time, MMC1_DAT[3:0] valid before MMC1_CLK transition	-0.06		ns
DDR504	$t_h(clk-dV)$	Hold time, MMC1_DAT[3:0] valid after MMC1_CLK transition	1.91		ns




图 7-73. MMC1 - UHS-I DDR50 - Receive Mode

表 7-85. Switching Characteristics for MMC1 - UHS-I DDR50 Mode

see 图 7-74

NO.		PARAMETER	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC1_CLK		50	MHz
DDR505	$t_{c(clk)}$	Cycle time, MMC1_CLK	20		ns
DDR506	$t_{w(clkH)}$	Pulse duration, MMC1_CLK high	9.2		ns
DDR507	$t_{w(clkL)}$	Pulse duration, MMC1_CLK low	9.2		ns
DDR508	$t_d(clk-cmdV)$	Delay time, MMC1_CLK rising edge to MMC1_CMD transition	1.2	13.1	ns
DDR509	$t_d(clk-dV)$	Delay time, MMC1_CLK transition to MMC1_DAT[3:0] transition	1.2	6.35	ns




图 7-74. MMC1 - UHS-I DDR50 - Transmit Mode

7.10.5.12.2.7 UHS -I SDR104 Mode

表 7-86, and 图 7-75 present switching characteristics for MMC1 - UHS-I SDR104 Mode.

表 7-86. Switching Characteristics for MMC1 - UHS-I SDR104 Mode

see 图 7-75

NO.	PARAMETER	MIN	MAX	UNIT
	$f_{op}(clk)$		200	MHz
SDR1045	$t_{c}(clk)$	5		ns
SDR1046	$t_{w}(clkH)$	2.08		ns
SDR1047	$t_{w}(clkL)$	2.08		ns
SDR1048	$t_{d}(clkL-cmdV)$	1.12	3.16	ns
SDR1049	$t_{d}(clkL-dV)$	1.12	3.16	ns




图 7-75. MMC1 - UHS-I SDR104 - Transmit Mode

7.10.5.13 CPTS

表 7-87, 表 7-88, 图 7-76, 表 7-89, and 图 7-77 present timing conditions, requirements, and switching characteristics for CPTS.

表 7-87. CPTS Timing Conditions

PARAMETER	MIN	MAX	UNIT
INPUT CONDITIONS			
SR_i	Input slew rate	0.5	5 V/ns
OUTPUT CONDITIONS			
C_L	Output load capacitance	2	10 pF

表 7-88. CPTS Timing Requirements

see 图 7-76

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T1	$t_{w}(HWTSPUSHH)$	Pulse duration, HWnTSPUSH high	$12P^{(1)} + 2$		ns
T2	$t_{w}(HWTSPUSHL)$	Pulse duration, HWnTSPUSH low	$12P^{(1)} + 2$		ns
T3	$t_{c}(RFT_CLK)$	Cycle time, RFT_CLK	5	8	ns
T4	$t_{w}(RFT_CLKH)$	Pulse duration, RFT_CLK high	$0.45T^{(2)}$		ns
T5	$t_{w}(RFT_CLKL)$	Pulse duration, RFT_CLK low	$0.45T^{(2)}$		ns

(1) P = functional clock period in ns.

(2) T = RFT_CLK period in ns.




图 7-76. CPTS Timing Requirements

表 7-89. CPTS Switching Characteristics

see 图 7-77

NO.	PARAMETER	DESCRIPTION	SOURCE	MIN	MAX	UNIT
T6	$t_{w(TS_COMP)}$	Pulse duration, TS_COMP high		$36P^{(1)} - 2$		ns
T7	$t_{w(TS_COMPL)}$	Pulse duration, TS_COMP low		$36P^{(1)} - 2$		ns
T8	$t_{w(TS_SYNCH)}$	Pulse duration, TS_SYNC high		$36P^{(1)} - 2$		ns
T9	$t_{w(TS_SYNCL)}$	Pulse duration, TS_SYNC low		$36P^{(1)} - 2$		ns
T10	$t_{w(SYNCH_OUTH)}$	Pulse duration, SYNCn_OUT high	TS_SYNC	$36P^{(1)} - 2$		ns
			GENF	$5P^{(1)} - 2$		ns
T11	$t_{w(SYNCH_OUTL)}$	Pulse duration, SYNCn_OUT low	TS_SYNC	$36P^{(1)} - 2$		ns
			GENF	$5P^{(1)} - 2$		ns

(1) P = functional clock period in ns.




图 7-77. CPTS Switching Characteristics

For more information, see *Data Movement Architecture (DMA)* chapter in the device TRM.**7.10.5.14 OSPI**For more details about features and additional description information on the device Octal Serial Peripheral Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

表 7-90 presents timing conditions for OSPI.

表 7-90. OSPI Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR _I	Input slew rate		1	6	V/ns
OUTPUT CONDITIONS					
C _L	Output load capacitance		3	10	pF
PCB CONNECTIVITY REQUIREMENTS					
t _d (Trace Delay)	Propagation delay of each trace			450	ps

表 7-90. OSPI Timing Conditions (continued)

PARAMETER		MIN	MAX	UNIT
t_d (Trace Mismatch Delay)	Propagation delay mismatch across all traces		60	ps

For more information, see *Octal Serial Peripheral Interface (OSPI)* section in *Peripherals* chapter in the device TRM.

7.10.5.14.1 OSPI With Data Training

7.10.5.14.1.1 OSPI Switching Characteristics - Data Training

表 7-91 presents switching characteristics for OSPI with Data Training.

表 7-91. OSPI Switching Characteristics - Data Training

PARAMETER		MODE	MIN	MAX	UNIT
t_c (CLK)	Cycle time, CLK	1.8V, SDR	6.02		ns
		3.3V, SDR	7.52		ns
		1.8V, DDR	6.02		ns
		3.3V, DDR	7.52		ns

7.10.5.14.2 OSPI Without Data Training

备注

The I/O Timings provided in this section are only applicable when data training is not implemented. Additionally, the I/O Timings are valid only for some OSPI usage modes when the corresponding DLL Delays are configured as described in 表 7-92.

表 7-92. OSPI DLL Delay Mapping for Timing Modes

MODE	OSPI_PHY_CONFIGURATION_REG BIT FIELD	DELAY VALUE
1.8V, OSPI0 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x45
3.3V, OSPI0 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x46
1.8V, OSPI0 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x14
3.3V, OSPI0 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x3A
All other modes	PHY_CONFIG_TX_DLL_DELAY_FLD, PHY_CONFIG_RX_DLL_DELAY_FLD	0x0

7.10.5.14.2.1 OSPI SDR Timing

表 7-93, 图 7-78, 图 7-79, 表 7-94, and 图 7-80 present timing requirements and switching characteristics for OSPI SDR Mode.

表 7-93. OSPI Timing Requirements - SDR Mode

see 图 7-78 and 图 7-79

NO. (1)			MODE	MIN	MAX	UNIT
O19	$t_{su}(D-CLK)$	Setup time, D[i:0] valid before active CLK edge	1.8V, No Loopback	-2.19		ns
			3.3V, No Loopback	-1.71		ns
O20	$t_h(CLK-D)$	Hold time, D[i:0] valid after active CLK edge	1.8V, No Loopback	7.62		ns
			3.3V, No Loopback	8.1		ns
O21	$t_{su}(D-LBCLK)$	Setup time, D[i:0] valid before active LBCLK input (DQS) edge	1.8V, External Board Loopback	-3.1		ns
			3.3V, External Board Loopback	-3.47		ns

表 7-93. OSPI Timing Requirements - SDR Mode (continued)

see 图 7-78 and 图 7-79

NO. (1)		MODE	MIN	MAX	UNIT
O22	$t_{h(LBCLK-D)}$	1.8V, External Board Loopback	3.31		ns
		3.3V, External Board Loopback	4.33		ns

(1) i in [i:0] = 7 for OSPI0




图 7-78. OSPI Timing Requirements - SDR, No Loopback Clock and Internal Pad Loopback Clock




图 7-79. OSPI Timing Requirements - SDR, External Loopback Clock

表 7-94. OSPI Switching Characteristics - SDR Mode

see 图 7-80

NO.(1)	PARAMETER		MODE	MIN	MAX	UNIT
O7	$t_{c(CLK)}$	Cycle time, CLK	1.8V	7		ns
			3.3V	6.03		ns
O8	$t_{w(CLKL)}$	Pulse duration, CLK low		0.475P - 0.3 (2)		ns
O9	$t_{w(CLKH)}$	Pulse duration, CLK high		0.475P - 0.3 (2)		ns
O10	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn active edge		- 0.475P - 0.975(N)(R) - 1 (2) (3) (4)	- 0.475P - 0.975(N)(R) + 1 (2) (3) (4)	ns
O11	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn inactive edge		0.475P + 0.975(N)(R) - 1 (2) (3) (4)	0.475P + 0.975(N)(R) + 1 (2) (3) (4)	ns
O12	$t_{d(CLK-D)}$	Delay time, CLK active edge to D[i:0] transition	1.8V	-1.16	1.25	ns
			3.3V	-1.33	1.51	ns

(1) i in [i:0] = 7 for OSPI0

(2) P = CLK cycle time = SCLK period in ns

(3) N = OSPI_DEV_DELAY_REG[D_INIT_FLD]

(4) R = refclk cycle time in ns




图 7-80. OSPI Switching Characteristics - SDR

7.10.5.14.2.2 OSPI DDR Timing

表 7-95, 图 7-81, 图 7-82, 表 7-96, and 图 7-83 present timing requirements and switching characteristics for OSPI DDR Mode.

表 7-95. OSPI Timing Requirements - DDR Mode

see 图 7-81 and 图 7-82

NO. (1)			MODE	MIN	MAX	UNIT
O13	$t_{su}(D-CLK)$	Setup time, D[i:0] valid before active CLK edge	1.8V, No Loopback or Internal Pad Loopback	5.23		ns
			3.3V, No Loopback or Internal Pad Loopback	5.44		ns
O14	$t_h(CLK-D)$	Hold time, D[i:0] valid after active CLK edge	1.8V, No Loopback or Internal Pad Loopback	1.34		ns
			3.3V, No Loopback or Internal Pad Loopback	1.44		ns
O15	$t_{su}(D-LBCLK)$	Setup time, D[i:0] valid before active LBCLK (DQS) edge	1.8V, External Board Loopback	TBD		ns
			3.3V, External Board Loopback	TBD		ns
O16	$t_h(LBCLK-D)$	Hold time, D[i:0] valid after active LBCLK (DQS) edge	1.8V, External Board Loopback	TBD (2)		ns
			3.3V, External Board Loopback	TBD (2)		ns
O17	$t_{su}(D-DQS)$	Setup time, D[i:0] valid before active DQS edge	1.8V, DQS	-0.46		ns
			3.3V, DQS	-0.66		ns
O18	$t_h(DQS-D)$	Hold time, D[i:0] valid after active DQS edge	1.8V, DQS	3.59		ns
			3.3V, DQS	7.92		ns

(1) i in [i:0] = 7 for OSPI0

(2) This Hold time requirement is larger than the Hold time provided by a typical flash device. Therefore, the trace length between the SoC and flash device must be sufficiently long enough to ensure that the Hold time is met at the SoC. The length of the SoC's external loopback clock (OSPI_LBCLKO to OSPI_DQS) may need to be shortened to compensate.




图 7-81. OSPI Timing Requirements - DDR, No Loopback Clock and Internal Pad Loopback Clock




图 7-82. OSPI Timing Requirements - DDR, External Loopback Clock and DQS

表 7-96. OSPI Switching Characteristics - DDR Mode

see 图 7-83

NO. ⁽¹⁾	PARAMETER		MODE	MIN	MAX	UNIT
O1	$t_{c(CLK)}$	Cycle time, CLK		19		ns
O2	$t_{w(CLKL)}$	Pulse duration, CLK low		0.475P - 0.3 (2)		ns
O3	$t_{w(CLKH)}$	Pulse duration, CLK high		0.475P - 0.3 (2)		ns
O4	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn active edge		-0.475P - 0.975(N)(R) - 7 (2) (3) (4)	-0.475P - 0.975(N)(R) (2) (3) (4)	ns
O5	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn inactive edge		0.475P + 0.975(N)(R) (2) (3) (4)	0.475P + 0.975(N)(R) (2) (3) (4)	ns
O6	$t_{d(CLK-D)}$	Delay time, CLK active edge to D[i:0] transition	1.8V	-7.71	-1.56	ns
			3.3V	-7.71	-1.56	ns

- (1) i in [i:0] = 7 for OSPI0
 (2) P = CLK cycle time = SCLK period in ns
 (3) N = OSPI_DEV_DELAY_REG[D_INIT_FLD]
 (4) R = refclk cycle time in ns




图 7-83. OSPI Switching Characteristics - DDR

7.10.5.15 PCIe

The PCI-Express Subsystem is compliant with the PCIe® Base Specification, Revision 4.0. Refer to the specification for timing details.

For more details about features and additional description information on the device Peripheral Component Interconnect Express, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

For more information, see *Peripheral Component Interconnect Express (PCIe) Subsystem* section in *Peripherals* chapter in the device TRM.

7.10.5.16 PRU_ICSSG

The device has integrated two identical Programmable Real-Time Unit Subsystem and Industrial Communication Subsystems - Gigabit (PRU_ICSSG), PRU_ICSSG0 and PRU_ICSSG1. The programmable nature of the PRU cores, along with their access to pins, events and all device resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores in the device.

For more details about features and additional description information on the device PRU_ICSSG, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

备注

The PRU_ICSSG0 and PRU_ICSSG1 support an internal wrapper multiplexing that expands the device top-level multiplexing.

7.10.5.16.1 PRU_ICSSG Programmable Real-Time Unit (PRU)

备注

The PRU_ICSSG PRU signals have different functionality depending on the mode of operation. The signal naming in this section matches the naming used in the *PRU Module Interface* section in the device TRM.

表 7-97. PRU_ICSSG PRU Timing Conditions


PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	1	3	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	30	pF

7.10.5.16.1.1 PRU_ICSSG PRU Direct Output Mode Timing

表 7-98. PRU_ICSSG PRU Switching Characteristics - Direct Output Mode

see 图 7-84

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRDO1	t _{sk} (GPO-GPO)	Skew, GPO to GPO		3	ns



A. n in GPO[n:0] = 19.

图 7-84. PRU_ICSSG PRU Direct Output Timing

7.10.5.16.1.2 PRU_ICSSG PRU Parallel Capture Mode Timing

表 7-99. PRU_ICSSG PRU Timing Requirements - Parallel Capture Mode

see 图 7-85 and 图 7-86

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRPC1	t _c (CLOCK)	Cycle time, CLOCKIN	20		ns

表 7-99. PRU_ICSSG PRU Timing Requirements - Parallel Capture Mode (continued)

see 图 7-85 and 图 7-86

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRPC2	$t_{w(CLOCKL)}$	Pulse duration, CLOCKIN low	10		ns
PRPC3	$t_{w(CLOCKH)}$	Pulse duration, CLOCKIN high	10		ns
PRPC4	$t_{su(DATAIN-CLOCK)}$	Setup time, DATAIN valid before CLOCKIN active edge	4		ns
PRPC5	$t_h(CLOCK-DATAIN)$	Hold time, DATAIN valid after CLOCKIN active edge	0		ns




图 7-85. PRU_ICSSG PRU Parallel Capture Timing Requirements - Rising Edge Mode




图 7-86. PRU_ICSSG PRU Parallel Capture Timing Requirements - Falling Edge Mode

7.10.5.16.1.3 PRU_ICSSG PRU Shift Mode Timing

表 7-100. PRU_ICSSG PRU Timing Requirements - Shift In Mode

see 图 7-87

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRSI1	$t_{w(DATAINH)}$	Pulse duration, DATAIN high	$2+2 \cdot P^{(1)}$		ns
PRSI2	$t_{w(DATAINL)}$	Pulse duration, DATAIN low	$2+2 \cdot P^{(1)}$		ns

- (1) P = Internal shift in clock period, defined by PRUn_GPI_DIV0 and PRUn_GPI_DIV1 bit fields in the ICSSG_GPCFGn_REG register. PRUn represents the respective PRU0 or PRU1 instance.




图 7-87. PRU_ICSSG PRU Shift In Timing

表 7-101. PRU_ICSSG PRU Switching Characteristics - Shift Out Mode

see 图 7-88

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRSO1	$t_{c(CLOCKOUT)}$	Cycle time, CLOCKOUT	10		ns
PRSO2L	$t_{w(CLOCKOUTL)}$	Pulse duration, CLOCKOUT low	$-0.3 + 0.475 \cdot P \cdot Z^{(1)(2)}$		ns
PRSO2H	$t_{w(CLOCKOUTH)}$	Pulse duration, CLOCKOUT high	$-0.3 + 0.475 \cdot P \cdot Y^{(1)(3)}$		ns
PRSO3	$t_{d(CLOCKOUT-DATAOUT)}$	Delay time, CLOCKOUT to DATAOUT valid	-1	4	ns

- (1) P = Software programmable shift out clock period, defined by PRUn_GPO_DIV0 and PRUn_GPO_DIV1 bit fields in the ICSSG_GPCFGn_REG register, where PRUn represents the respective PRU0 or PRU1 instance.
- (2) The Z parameter is defined as follows, where PRUn represents the respective PRU0 or PRU1 instance.
- If PRUn_GPI_DIV0 and PRUn_GPI_DIV1 are INTEGERS -or- if PRUn_GPI_DIV0 is a NON-INTEGER and PRUn_GPI_DIV1 is an EVEN INTEGER then, Z equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1).
 - If PRUn_GPI_DIV0 is a NON-INTEGER and PRUn_GPI_DIV1 is an ODD INTEGER then, Z equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 + 0.5).
 - If PRUn_GPI_DIV0 is a NON-INTEGER and PRUn_GPI_DIV1 is an ODD INTEGER then, Z equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 + 0.5).
 - If PRUn_GPI_DIV0 is an INTEGER and PRUn_GPI_DIV1 is a NON-INTEGER then, Z equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 + 0.5 * PRUn_GPI_DIV0). If PRUn_GPI_DIV0 and PRUn_GPI_DIV1 are NON-INTEGERS then, Z equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 + 0.25 * PRUn_GPI_DIV0).
- (3) The Y parameter is defined as follows, where PRUn represents the respective PRU0 or PRU1 instance.
- If PRUn_GPI_DIV0 and PRUn_GPI_DIV1 are INTEGERS -or- if PRUn_GPI_DIV0 is a NON-INTEGER and PRUn_GPI_DIV1 is an EVEN INTEGER then, Y equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1). If PRUn_GPI_DIV0 is a NON-INTEGER and PRUn_GPI_DIV1 is an ODD INTEGER then, Y equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 - 0.5).
 - If PRUn_GPI_DIV0 is an INTEGER and PRUn_GPI_DIV1 is a NON-INTEGER then, Y equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 - 0.5 * PRUn_GPI_DIV0).
 - If PRUn_GPI_DIV0 and PRUn_GPI_DIV1 are NON-INTEGERS then, Y1 equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 - 0.25 * PRUn_GPI_DIV0) and Y2 equals (PRUn_GPI_DIV0 * PRUn_GPI_DIV1 + 0.25 * PRUn_GPI_DIV0), where Y1 is the first high pulse and Y2 is the second high pulse.




图 7-88. PRU_ICSSG PRU Shift Out Timing

7.10.5.16.1.4 PRU_ICSSG PRU Sigma Delta and Peripheral Interface

表 7-102. PRU_ICSSG PRU Sigma Delta and Peripheral Interface Timing Conditions

PARAMETER	MIN	MAX	UNIT
INPUT CONDITIONS			
SR _i	Input slew rate	1	3 V/ns
OUTPUT CONDITIONS			
C _L	Output load capacitance	2	18 pF

7.10.5.16.1.4.1 PRU_ICSSG PRU Sigma Delta and Peripheral Interface Timing

表 7-103. PRU_ICSSG PRU Timing Requirements - Sigma Delta Mode

see 图 7-89 and 图 7-90

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRSD1	$t_{c(SD_CLK)}$	Cycle time, SDx_CLK	40		ns
PRSD2L	$t_{w(SD_CLKL)}$	Pulse duration, SDx_CLK low	20		ns
PRSD2H	$t_{w(SD_CLKH)}$	Pulse duration, SDx_CLK high	20		ns
PRSD3	$t_{su(SD_D-SD_CLK)}$	Setup time, SDx_D valid before SDx_CLK active edge	10		ns
PRSD4	$t_{h(SD_CLK-SD_D)}$	Hold time, SDx_D valid before SDx_CLK active edge	5		ns




图 7-89. PRU_ICSSG PRU SD_CLK Falling Active Edge




图 7-90. PRU_ICSSG PRU SD_CLK Rising Active Edge

表 7-104. PRU_ICSSG PRU Timing Requirements - Peripheral Interface Mode

see 图 7-91

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRPIF1	$t_{w(PIF_DATA_INH)}$	Pulse duration, PIF_DATA_IN high	$2 + 0.475 \cdot (4 \cdot P)^{(1)}$		ns
PRPIF2	$t_{w(PIF_DATA_INL)}$	Pulse duration, PIF_DATA_IN low	$2 + 0.475 \cdot (4 \cdot P)^{(1)}$		ns

(1) $P = 1x$ (or TX) clock period in ns, defined by PRUn_ED_TX_DIV_FACTOR and PRUn_ED_TX_DIV_FACTOR_FRAC in the ICSSG_PRUn_ED_TX_CFG_REG register. PRUn represents the respective PRU0 or PRU1 instance.




图 7-91. PRU_ICSSG PRU Peripheral Interface Timing Requirements

表 7-105. PRU_ICSSG PRU Switching Characteristics - Peripheral Interface Mode

see 图 7-92

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRPIF3	$t_{c(PIF_CLK)}$	Cycle time, PIF_CLK	30		ns
PRPIF4	$t_{w(PIF_CLKH)}$	Pulse duration, PIF_CLK high	$0.475 \cdot P^{(1)}$		ns
PRPIF5	$t_{w(PIF_CLKL)}$	Pulse duration, PIF_CLK low	$0.475 \cdot P^{(1)}$		ns
PRPIF6	$t_{d(PIF_CLK-PIF_DATA_OUT)}$	Delay time, PIF_CLK fall to PIF_DATA_OUT	-5	5	ns
PRPIF7	$t_{d(PIF_CLK-PIF_DATA_EN)}$	Delay time, PIF_CLK fall to PIF_DATA_EN	-5	5	ns

(1) $P = 1x$ (or TX) clock period in ns, defined by PRUn_ED_TX_DIV_FACTOR and PRUn_ED_TX_DIV_FACTOR_FRAC in the ICSSG_PRUn_ED_TX_CFG_REG register. PRUn represents the respective PRU0 or PRU1 instance.




图 7-92. PRU_ICSSG PRU Peripheral Interface Switching Characteristics

7.10.5.16.2 PRU_ICSSG Pulse Width Modulation (PWM)

表 7-106. PRU_ICSSG PWM Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	7	pF

7.10.5.16.2.1 PRU_ICSSG PWM Timing

表 7-107. PRU_ICSSG PWM Switching Characteristics

see 图 7-93

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRPWM1	$t_{sk(PWM_A-PWM_B)}$	Skew, PWM_A to PWM_B		5	ns




图 7-93. PRU_ICSSG PWM Timing

7.10.5.16.3 PRU_ICSSG Industrial Ethernet Peripheral (IEP)

表 7-108. PRU_ICSSG IEP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	1	3	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	7	pF

7.10.5.16.3.1 PRU_ICSSG IEP Timing

表 7-109. PRU_ICSSG IEP Timing Requirements - Input Validated with SYNC

see 图 7-94

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRIEP1	t _w (EDC_SYNC_OUTxL)	Pulse duration, EDC_SYNC_OUTx low	-2+20*P ⁽¹⁾		ns
PRIEP2	t _w (EDC_SYNC_OUTxH)	Pulse duration, EDC_SYNC_OUTx high	-2+20*P ⁽¹⁾		ns
PRIEP3	t _{su} (EDIO_DATA_IN-EDC_SYNC_OUTx)	Setup time, EDIO_DATA_IN valid before EDC_SYNC_OUTx active edge	20		ns
PRIEP4	t _h (EDC_SYNC_OUTx-EDIO_DATA_IN)	Hold time, EDIO_DATA_IN valid after EDC_SYNC_OUTx active edge	20		ns

(1) P = PRU_ICSSG IEP clock source period in ns.




图 7-94. PRU_ICSSG IEP SYNC Timing Requirements

表 7-110. PRU_ICSSG IEP Timing Requirements - Digital IOs

see 图 7-95

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
IEPIO1	t _w (EDIO_OUTVALIDL)	Pulse duration, EDIO_OUTVALID low	-2+14*P ⁽¹⁾		ns
IEPIO2	t _w (EDIO_OUTVALIDH)	Pulse duration, EDIO_OUTVALID high	-2+32*P ⁽¹⁾		ns
IEPIO3	t _d (EDIO_OUTVALID-EDIO_DATA_OUT)	Delay time, EDIO_OUTVALID to EDIO_DATA_OUT	0	18*P ⁽¹⁾	ns

表 7-110. PRU_ICSSG IEP Timing Requirements - Digital IOs (continued)

see 图 7-95

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
IEPIO4	$t_{sk}(EDIO_DATA_OUT)$	EDIO_DATA_OUT skew	5		ns

(1) P = PRU_ICSSG IEP clock source period in ns.




图 7-95. PRU_ICSSG IEP Digital IOs Timing Requirements

表 7-111. PRU_ICSSG IEP Timing Requirements - LATCH_INx

see 图 7-96

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRLA1	$t_{w}(EDC_LATCH_INxL)$	Pulse duration, EDC_LATCH_INx low	$2+3 \cdot P^{(1)}$		ns
PRLA2	$t_{w}(EDC_LATCH_INxH)$	Pulse duration, EDC_LATCH_INx high	$2+3 \cdot P^{(1)}$		ns

(1) P = PRU_ICSSG IEP clock source period in ns.




图 7-96. PRU_ICSSG IEP LATCH_INx Timing Requirements

7.10.5.16.4 PRU_ICSSG Universal Asynchronous Receiver Transmitter (UART)

表 7-112. PRU_ICSSG UART Timing Conditions

PARAMETER	MIN	MAX	UNIT
INPUT CONDITIONS			
SR_i Input slew rate	0.01	0.33	V/ns
OUTPUT CONDITIONS			
C_L Output load capacitance	1	30	pF

7.10.5.16.4.1 PRU_ICSSG UART Timing

表 7-113. PRU_ICSSG UART Timing Requirements

see 图 7-97

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRUR1H	$t_{w}(RXH)$	Pulse duration, receive start, stop, data bit high	$U^{(1)}$		ns
PRUR1L	$t_{w}(RXL)$	Pulse duration, receive start, stop, data bit low	$-2+U^{(1)}$		ns

(1) U = UART baud time in ns = 1/programmed baud rate.

表 7-114. PRU_ICSSG UART Switching Characteristics

see 图 7-97

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
	f(baud)	Programmed baud rate		12	Mbps
PRUR3H	$t_{w}(TXH)$	Pulse duration, transmit start, stop, data bit high	$U^{(1)}$		ns

表 7-114. PRU_ICSSG UART Switching Characteristics (continued)

see 图 7-97

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PRUR3L	$t_{w(TXL)}$	Pulse duration, transmit start, stop, data bit low	-2+U ⁽¹⁾		ns

(1) U = UART baud time in ns = 1/programmed baud rate.




图 7-97. PRU_ICSSG UART Timing Requirements and Switching Characteristics

7.10.5.16.5 PRU_ICSSG Enhanced Capture Peripheral (ECAP)

表 7-115. PRU_ICSSG ECAP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	1	3	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	7	pF

7.10.5.16.5.1 PRU_ICSSG ECAP Timing

表 7-116. PRU_ICSSG ECAP Timing Requirements

see 图 7-98

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PREP1	$t_{w(CAP)}$	Pulse Duration, CAP (asynchronous)	2+2*P ⁽¹⁾		ns
PREP2	$t_{w(SYNCI)}$	Pulse Duration, SYNCI (asynchronous)	2+2*P ⁽¹⁾		ns

(1) P = CORE_CLK period in ns.




图 7-98. PRU_ICSSG ECAP Timing

表 7-117. PRU_ICSSG ECAP Switching Characteristics

see 图 7-99

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PREP3	$t_{w(APWM)}$	Pulse Duration, APWM high/low	$2 \cdot P^{(1)}$		ns
PREP4	$t_{w(SYNCO)}$	Pulse Duration, SYNCO (asynchronous)	$P^{(1)}$		ns

(1) P = CORE_CLK period in ns.




图 7-99. PRU_ICSSG ECAP Switching Characteristics

7.10.5.16.6 PRU_ICSSG RGMII, MII_RT, and Switch

For more information, see *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG)* section in *Processors and Accelerators* chapter in the device TRM.

7.10.5.16.6.1 PRU_ICSSG MDIO Timing

表 7-118, 表 7-119, 表 7-120, and 图 7-100 present timing conditions, requirements, and switching characteristics for PRU_ICSSG MDIO.

表 7-118. PRU_ICSSG MDIO Timing Conditions

PARAMETER	MIN	MAX	UNIT
INPUT CONDITIONS			
SR_I Input slew rate	0.9	3.6	V/ns
OUTPUT CONDITIONS			
C_L Output load capacitance	10	470	pF

表 7-119. PRU_ICSSG MDIO Timing Requirements

see 图 7-100

NO.	PARAMETER	MIN	MAX	UNIT
MDIO1	$t_{su(MDIO_MDC)}$ Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high	90		ns
MDIO2	$t_{h(MDC_MDIO)}$ Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high	0		ns

表 7-120. PRU_ICSSG MDIO Switching Characteristics

see 图 7-100

NO.	PARAMETER	MIN	MAX	UNIT
MDIO3	$t_c(MDC)$ Cycle time, MDIO[x]_MDC	400		ns
MDIO4	$t_w(MDCH)$ Pulse Duration, MDIO[x]_MDC high	160		ns
MDIO5	$t_w(MDCL)$ Pulse Duration, MDIO[x]_MDC low	160		ns
MDIO7	$t_d(MDC_MDIO)$ Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid	-150	150	ns




图 7-100. PRU_ICSSG MDIO Timing Requirements and Switching Characteristics

7.10.5.16.6.2 PRU_ICSSG MII Timing

备注

In order to ensure the MII_G_RT I/O timing values published in the device data sheet, the PRU_ICSSG ICSSGn_CORE_CLK (where n = 0 to 1) core clock must be configured for 200 MHz, 225 MHz, or 250 MHz and the TX_CLK_DELAYn (where n = 0 or 1) bit field in the ICSSG_TXCFG0/1 register must be set to 0h (default value).

表 7-121, 表 7-122, 图 7-101, 表 7-123, 图 7-102, 表 7-124, 图 7-103, 表 7-125, and 图 7-104 present timing conditions, requirements, and switching characteristics for PRU_ICSSG MII.


表 7-121. PRU_ICSSG MII Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	0.9	3.6	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	20	pF

表 7-122. PRU_ICSSG MII Timing Requirements - MII[x]_RX_CLK

see 图 7-101

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIR1	t _c (RX_CLK)	Cycle time, MII[x]_RX_CLK	10 Mbps	399.96	400.04	ns
			100 Mbps	39.996	40.004	ns
PMIR2	t _w (RX_CLKH)	Pulse Duration, MII[x]_RX_CLK High	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
PMIR3	t _w (RX_CLKL)	Pulse Duration, MII[x]_RX_CLK Low	10 Mbps	140	260	ns
			100 Mbps	14	26	ns



PRU_MII_RT_TIMING_04

图 7-101. PRU_ICSSG MII[x]_RX_CLK Timing

表 7-123. PRU_ICSSG MII Timing Requirements - MII[x]_RXD[3:0], MII[x]_RX_DV, and MII[x]_RX_ER

see 图 7-102

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIR4	$t_{su}(RXD_RX_CLK)$	Setup time, MII[x]_RXD[3:0] valid before MII[x]_RX_CLK	10 Mbps	8		ns
	$t_{su}(RX_DV_RX_CLK)$	Setup time, MII[x]_RX_DV valid before MII[x]_RX_CLK		8		ns
	$t_{su}(RX_ER_RX_CLK)$	Setup time, MII[x]_RX_ER valid before MII[x]_RX_CLK		8		ns
	$t_{su}(RXD_RX_CLK)$	Setup time, MII[x]_RXD[3:0] valid before MII[x]_RX_CLK	100 Mbps	8		ns
	$t_{su}(RX_DV_RX_CLK)$	Setup time, MII[x]_RX_DV valid before MII[x]_RX_CLK		8		ns
	$t_{su}(RX_ER_RX_CLK)$	Setup time, MII[x]_RX_ER valid before MII[x]_RX_CLK		8		ns
PMIR5	$t_h(RX_CLK_RXD)$	Hold time, MII[x]_RXD[3:0] valid after MII[x]_RX_CLK	10 Mbps	8		ns
	$t_h(RX_CLK_RX_DV)$	Hold time, MII[x]_RX_DV valid after MII[x]_RX_CLK		8		ns
	$t_h(RX_CLK_RX_ER)$	Hold time, MII[x]_RX_ER valid after MII[x]_RX_CLK		8		ns
	$t_h(RX_CLK_RXD)$	Hold time, MII[x]_RXD[3:0] valid after MII[x]_RX_CLK	100 Mbps	8		ns
	$t_h(RX_CLK_RX_DV)$	Hold time, MII[x]_RX_DV valid after MII[x]_RX_CLK		8		ns
	$t_h(RX_CLK_RX_ER)$	Hold time, MII[x]_RX_ER valid after MII[x]_RX_CLK		8		ns




图 7-102. PRU_ICSSG MII[x]_RXD[3:0], MII[x]_RX_DV, and MII[x]_RX_ER Timing

表 7-124. PRU_ICSSG MII Timing Requirements - MII[x]_TX_CLK

see 图 7-103

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIT1	$t_c(TX_CLK)$	Cycle time, MII[x]_TX_CLK	10 Mbps	399.96	400.04	ns
			100 Mbps	39.996	40.004	ns
PMIT2	$t_w(TX_CLKH)$	Pulse Duration, MII[x]_TX_CLK High	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
PMIT3	$t_w(TX_CLKL)$	Pulse Duration, MII[x]_TX_CLK Low	10 Mbps	140	260	ns
			100 Mbps	14	26	ns




图 7-103. PRU_ICSSG MII[x]_TX_CLK Timing

表 7-125. PRU_ICSSG MII Switching Characteristics - MII[x]_TXD[3:0] and MII[x]_TX_EN

see 图 7-104

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIT4	$t_d(\text{TX_CLK-TXD})$	Delay time, MII[x]_TX_CLK High to MII[x]_TXD[3:0] valid	10 Mbps	0	25	ns
	$t_d(\text{TX_CLK-TX_EN})$	Delay time, MII[x]_TX_CLK to MII[x]_TX_EN valid	10 Mbps	0	25	ns
	$t_d(\text{TX_CLK-TXD})$	Delay time, MII[x]_TX_CLK High to MII[x]_TXD[3:0] valid	100 Mbps	0	25	ns
	$t_d(\text{TX_CLK-TX_EN})$	Delay time, MII[x]_TX_CLK to MII[x]_TX_EN valid	100 Mbps	0	25	ns




图 7-104. PRU_ICSSG MII[x]_TXD[3:0], MII[x]_TX_EN Timing

7.10.5.16.6.3 PRU_ICSSG RGMII Timing

表 7-126, 表 7-127, 表 7-128, 图 7-105, 表 7-129, 表 7-130, and 图 7-106 present timing conditions, requirements, and switching characteristics for PRU_ICSSG RGMII.

表 7-126. PRU_ICSSG RGMII Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	2.65	5	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	20	pF

表 7-127. PRU_ICSSG RGMII Timing Requirements - RGMII[x]_RXC


see 图 7-105

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII1	$t_c(\text{RXC})$	Cycle time, RGMII[x]_RXC	10 Mbps	360	440	ns
			100 Mbps	36	44	ns
			1000 Mbps	7.2	8.8	ns
RGMII2	$t_w(\text{RXCH})$	Pulse duration, RGMII[x]_RXC high	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
			1000 Mbps	3.6	4.4	ns
RGMII3	$t_w(\text{RXCL})$	Pulse duration, RGMII[x]_RXC low	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
			1000 Mbps	3.6	4.4	ns

表 7-128. PRU_ICSSG RGMII Timing Requirements - RGMII[x]_RD[3:0] and RGMII[x]_RX_CTL

see 图 7-105

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII4	$t_{su(RD-RXC)}$	Setup time, RGMII[x]_RD[3:0] valid before RXC high/low	10 Mbps	1		ns
			100 Mbps	1		ns
			1000 Mbps	1		ns
	$t_{su(RX_CTL-RXC)}$	Setup time, RGMII[x]_RX_CTL valid before RGMII[x]_RXC high/low	10 Mbps	1		ns
			100 Mbps	1		ns
			1000 Mbps	1		ns
RGMII5	$t_h(RXC-RD)$	Hold time, RGMII[x]_RD[3:0] valid after RGMII[x]_RXC high/low	10 Mbps	1		ns
			100 Mbps	1		ns
			1000 Mbps	1		ns
	$t_h(RXC-RX_CTL)$	Hold time, RGMII[x]_RX_CTL valid after RGMII[x]_RXC high/low	10 Mbps	1		ns
			100 Mbps	1		ns
			1000 Mbps	1		ns



- A. RGMII[x]_RXC must be externally delayed relative to the data and control pins.
B. Data and control information is received using both edges of the clocks. RGMII[x]_RD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_RXC and data bits 7-4 on the falling edge of RGMII[x]_RXC. Similarly, RGMII[x]_RX_CTL carries RXDV on rising edge of RGMII[x]_RXC and RXERR on falling edge of RGMII[x]_RXC.

图 7-105. PRU_ICSSG RGMII[x]_RXC, RGMII[x]_RD[3:0], RGMII[x]_RX_CTL Timing Requirements - RGMII Mode

表 7-129. PRU_ICSSG RGMII Switching Characteristics - RGMII[x]_TXC


see 图 7-106

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII6	$t_c(TXC)$	Cycle time, RGMII[x]_TXC	10 Mbps	360	440	ns
			100 Mbps	36	44	ns
			1000 Mbps	7.2	8.8	ns
RGMII7	$t_w(TXCH)$	Pulse duration, RGMII[x]_TXC high	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
			1000 Mbps	3.6	4.4	ns
RGMII8	$t_w(TXCL)$	Pulse duration, RGMII[x]_TXC low	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
			1000 Mbps	3.6	4.4	ns

表 7-130. PRU_ICSSG RGMII Switching Characteristics - RGMII[x]_TD[3:0] and RGMII[x]_TX_CTL

see 图 7-106

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII9	$t_{\text{osu}}(\text{TD-TXC})$	Output setup time, RGMII[x]_TD[3:0] valid to RGMII[x]_TxC high/low	10 Mbps	1.2		ns
			100 Mbps	1.2		ns
			1000 Mbps	1.2		ns
	$t_{\text{osu}}(\text{TX_CTL-TXC})$	Output setup time, RGMII[x]_TX_CTL valid to RGMII[x]_TxC high/low	10 Mbps	1.2		ns
			100 Mbps	1.2		ns
			1000 Mbps	1.2		ns
RGMII10	$t_{\text{oh}}(\text{TXC-TD})$	Output setup time, RGMII[x]_TD[3:0] valid after RGMII[x]_TxC high/low	10 Mbps	1.2		ns
			100 Mbps	1.2		ns
			1000 Mbps	1.2		ns
	$t_{\text{oh}}(\text{TXC-TX_CTL})$	Output setup time, RGMII[x]_TX_CTL valid after RGMII[x]_TxC high/low	10 Mbps	1.2		ns
			100 Mbps	1.2		ns
			1000 Mbps	1.2		ns



- A. TxC is delayed internally before being driven to the RGMII[x]_TxC pin. This internal delay is always enabled.
- B. Data and control information is received using both edges of the clocks. RGMII[x]_TD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_TxC and data bits 7-4 on the falling edge of RGMII[x]_TxC. Similarly, RGMII[x]_TX_CTL carries TXEN on rising edge of RGMII[x]_TxC and TXERR on falling edge of RGMII[x]_TxC.

图 7-106. PRU_ICSSG RGMII[x]_TxC, RGMII[x]_TD[3:0], and RGMII[x]_TX_CTL Switching Characteristics - RGMII Mode

7.10.5.17 Timers

For more details about features and additional description information on the device Timers, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

表 7-131. Timer Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	0.5	5	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	2	10	pF

表 7-132. Timer Input Timing Requirements

see 图 7-107

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T1	$t_{\text{w}}(\text{TINPH})$	Pulse duration, high	CAPTURE	2 + 4P ⁽¹⁾		ns

表 7-132. Timer Input Timing Requirements (continued)

see 图 7-107

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T2	$t_{w(TINPL)}$	Pulse duration, low	CAPTURE	$2 + 4P^{(1)}$		ns

(1) P = functional clock period in ns.

表 7-133. Timer Output Switching Characteristics

see 图 7-107

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T3	$t_{w(TOUTH)}$	Pulse duration, high	PWM	$-2 + 4P^{(1)}$		ns
T4	$t_{w(TOUTL)}$	Pulse duration, low	PWM	$-2 + 4P^{(1)}$		ns

(1) P = functional clock period in ns.




图 7-107. Timer Timing Requirements and Switching Characteristics

For more information, see *Timers* section in *Peripherals* chapter in the device TRM.

7.10.5.18 UART

For more details about features and additional description information on the device Universal Asynchronous Receiver Transmitter, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

表 7-134. UART Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _I	Input slew rate	0.5	5	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	1	30	pF

表 7-135. UART Timing Requirements

see 图 7-108

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
4	$t_{w(RX)}$	Pulse width, receive data bit, high or low	$0.95U^{(1)}$	$1.05U^{(1)}$	ns
5	$t_{w(CTS)}$	Pulse width, receive start bit, high or low	$0.95U^{(1)}$		ns

(1) U = UART baud time in ns = 1/programmed baud rate.

表 7-136. UART Switching Characteristics

see 图 7-108

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
	$f_{(baud)}$	Programmable baud rate	15 pF		TDB	Mbps
			30 pF		0.115	Mbps
1	$t_{d(CTS-TX)}$	Delay time, CTS bit to transmit data		30		ns

表 7-136. UART Switching Characteristics (continued)

see 图 7-108

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
2	$t_{w(TX)}$	Pulse width, transmit data bit, high or low		$U - 2.2^{(1)}$	$U + 2.2^{(1)}$	ns
3	$t_{w(RTS)}$	Pulse width, transmit start bit, high or low		$U - 2.2^{(1)}$		ns

(1) U = UART baud time in ns = $1/\text{programmed baud rate}$.




图 7-108. UART Timing Requirements and Switching Characteristics

For more information, see *Universal Asynchronous Receiver/Transmitter (UART)* section in *Peripherals* chapter in the device TRM.

7.10.5.19 USB

The USB 2.0 subsystem is compliant with the Universal Serial Bus (USB) Specification, revision 2.0. Refer to the specification for timing details.

The USB 3.1 GEN1 subsystem is compliant with the Universal Serial Bus (USB) 3.1 Specification, revision 1.0. Refer to the specification for timing details.

For more details about features and additional description information on the device Universal Serial Bus Subsystem (USB), see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

7.10.6 Emulation and Debug

For more details about features and additional description information on the device Trace and JTAG interfaces, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.


7.10.6.1 Trace

表 7-137. Trace Timing Conditions

PARAMETER		MIN	MAX	UNIT
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	5	pF
PCB CONNECTIVITY REQUIREMENTS				
$t_d(\text{Trace Mismatch})$	Propagation delay mismatch across all traces	VDDSHV3 = 1.8V	200	ps
		VDDSHV3 = 3.3V	100	ps

表 7-138. Trace Switching Characteristics

NO.	PARAMETER		MIN	MAX	UNIT
1.8V Mode					
DBTR1	t _c (TRC_CLK)	Cycle time, TRC_CLK	6.50		ns
DBTR2	t _w (TRC_CLKH)	Pulse width, TRC_CLK high	2.50		ns
DBTR3	t _w (TRC_CLKL)	Pulse width, TRC_CLK low	2.50		ns
DBTR4	t _{osu} (TRC_DATAV-TRC_CLK)	Output setup time, TRC_DATA valid to TRC_CLK edge	0.81		ns
DBTR5	t _{oh} (TRC_CLK-TRC_DATAI)	Output hold time, TRC_CLK edge to TRC_DATA invalid	0.81		ns
DBTR6	t _{osu} (TRC_CTLV-TRC_CLK)	Output setup time, TRC_CTL valid to TRC_CLK edge	0.81		ns
DBTR7	t _{oh} (TRC_CLK-TRC_CTLI)	Output hold time, TRC_CLK edge to TRC_CTL invalid	0.81		ns
3.3V Mode					
DBTR1	t _c (TRC_CLK)	Cycle time, TRC_CLK	8.67		ns
DBTR2	t _w (TRC_CLKH)	Pulse width, TRC_CLK high	3.58		ns
DBTR3	t _w (TRC_CLKL)	Pulse width, TRC_CLK low	3.58		ns
DBTR4	t _{osu} (TRC_DATAV-TRC_CLK)	Output setup time, TRC_DATA valid to TRC_CLK edge	1.08		ns
DBTR5	t _{oh} (TRC_CLK-TRC_DATAI)	Output hold time, TRC_CLK edge to TRC_DATA invalid	1.08		ns
DBTR6	t _{osu} (TRC_CTLV-TRC_CLK)	Output setup time, TRC_CTL valid to TRC_CLK edge	1.08		ns
DBTR7	t _{oh} (TRC_CLK-TRC_CTLI)	Output hold time, TRC_CLK edge to TRC_CTL invalid	1.08		ns



SPRS008_Debug_01

图 7-109. Trace Switching Characteristics

7.10.6.2 JTAG

表 7-139. JTAG Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR _i	Input slew rate	0.5	2.0	V/ns
OUTPUT CONDITIONS				
C _L	Output load capacitance	5	15	pF

表 7-140. JTAG Timing Requirements

see 图 7-110

NO.			MIN	MAX	UNIT
J1	$t_{c}(\text{TCK})$	Cycle time minimum, TCK	45.5		ns
J2	$t_{w}(\text{TCKH})$	Pulse width minimum, TCK high	18.2		ns
J3	$t_{w}(\text{TCKL})$	Pulse width minimum, TCK low	18.2		ns

表 7-140. JTAG Timing Requirements (continued)

see 图 7-110

NO.			MIN	MAX	UNIT
J4	$t_{su}(TDI-TCK)$	Input setup time minimum, TDI valid to TCK high	4		ns
	$t_{su}(TMS-TCK)$	Input setup time minimum, TMS valid to TCK high	4		ns
J5	$t_h(TCK-TDI)$	Input hold time minimum, TDI valid from TCK high	2		ns
	$t_h(TCK-TMS)$	Input hold time minimum, TMS valid from TCK high	2		ns

表 7-141. JTAG Switching Characteristics

see 图 7-110

NO.	PARAMETER		MIN	MAX	UNIT
J6	$t_d(TCKL-TDOI)$	Delay time minimum, TCK low to TDO invalid	0		ns
J7	$t_d(TCKL-TDOV)$	Delay time maximum, TCK low to TDO valid		14	ns




图 7-110. JTAG Timing Requirements and Switching Characteristics

8 Detailed Description

8.1 Overview

AM243x is an extension of the Sitara's industrial-grade family of heterogeneous Arm processors. AM243x is built for industrial applications, such as motor drives and programmable logic controllers (PLCs), which require a unique combination of real-time processing and communications with applications processing. AM243x combines two instances of Sitara's gigabit TSN-enabled PRU-ICSSG, up to four Cortex-R5F MCUs and a Cortex-M4F MCU.

AM243x is architected to provide real-time performance through the high-performance R5Fs, Tightly-Coupled Memory banks, configurable SRAM partitioning, and low-latency paths to and from peripherals for rapid data movement in and out of the SoC. This deterministic architecture allows for AM243x to handle the tight control loops found in servo drives, while the peripherals like FSI, GPMC, PWMs, sigma delta decimation filters, and absolute encoder interfaces help enable a number of different architectures found in these systems.

The PRU-ICSSG in AM243x provides the flexible industrial communications capability necessary to run gigabit TSN, EtherCAT, PROFINET, EtherNet/IP, and various other protocols. In addition, the PRU-ICSSG also enables additional interfaces in the SoC including sigma delta decimation filters and absolute encoder interfaces.

Functional safety features can be enabled through the integrated Cortex-M4F along with its dedicated peripherals which can all be isolated from the rest of the SoC. AM243x also supports secure boot.

备注

For more information on features, subsystems, and architecture of superset device System on Chip (SoC), see the device TRM.

8.2 Processor Subsystems

8.2.1 Arm Cortex-R5F Subsystem (R5FSS)

The R5FSS is a dual-core implementation of the Arm® Cortex®-R5F processor configured for dual/single-core operation. It also includes accompanying memories (L1 caches and tightly-coupled memories), standard Arm® CoreSight™ debug and trace architecture, integrated Vectored Interrupt Manager (VIM), ECC Aggregators, and various wrappers for protocol conversion and address translation for easy integration into the SoC.

备注

The Cortex®-R5F processor is a Cortex-R5 processor that includes the optional Floating Point Unit (FPU) extension.

For more information, see *Dual-R5F Subsystem (R5FSS)* section in *Processors and Accelerators* chapter in the device TRM.

8.2.2 Arm Cortex-M4F (M4FSS)

The M4FSS module on the AM243x device provides a safety channel (secondary channel - working in conjunction with an external microcontroller)- or- a general purpose MCU.

The M4FSS module supports the following features:

- Cortex M4F With MPU
- ARMv7-M architecture
- Support for Nested Vectored Interrupt Controller (NVIC) with 64 inputs
- Ability to executed code from internal or external memories
- 192 KB of SRAM (I-Code)
- 64 KB of SRAM (D-Code)
- External access to internal memories if allowed
- Debug Support Including:
 - DAP based Debug to the CPU Core
 - Full Debug Features of CPU Core are enabled
 - Standard ITM trace
 - CTM Cross Trigger
 - ETM Trace Support
- Fault Detection and Correction
 - SECEDED ECC protection on I-CODE
 - SECEDED ECC protection on D-CODE
 - Fault Error Interrupt Output

For more information, see *Arm Cortex M4F Subsystem (M4FSS)* section in *Processors and Accelerators* chapter in the device TRM.

8.3 Accelerators and Coprocessors

8.3.1 Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU_ICSSG)

The PRU_ICSSG module supports the following main features:

- 3x PRUs
 - General-Purpose PRU (PRU)
 - Real-Time PRU(RTU_PRU)
 - Transmit PRU (TX_PRU)
- 2x Ethernet MII_G_RT configurable connection to PRUs
 - Up to 2x RGMII ports
 - Up to 2x MII ports
 - RX Classifier
- 2x Industrial Ethernet Peripheral (IEP) to manage and generate industrial Ethernet functions
- 2x Industrial Ethernet 64-bit timers, each with 10 capture and 16 compare events, along with slow and fast compensation.
- 1x MDIO
- 1x UART, with a dedicated 192-MHz clock input
- Supports up to 4 sets of 3-phased motor control, with 12 primary and 12 complimentary programmable PWM outputs.
- Supports up to 9 safety events with optional external trip I/O per PWM set with hardware glitch filter.
- 1x Enhanced Capture Module (ECAP)
- 1x Interrupt Controller (INTC)
 - 160 input events supported - 96 external, 64 internal
- Flexible power management support
- Integrated switched central resource with programmable priority
- All memories support ECC

For more information, see *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG)* section in *Processors and Accelerators* chapter in the device TRM.

8.4 Other Subsystems

8.4.1 PDMA Controller

The Peripheral DMA is a simple DMA which has been architected to specifically meet the data transfer needs of peripherals, which perform data transfers using memory mapped registers accessed via a standard non-coherent bus fabric. The PDMA module is intended to be located close to one or more peripherals which require an external DMA for data movement and is architected to reduce cost by using VBUSP interfaces and supporting only statically configured Transfer Request (TR) operations.

The PDMA is only responsible for performing the data movement transactions which interact with the peripherals themselves. Data which is read from a given peripheral is packed by a PDMA source channel into a PSI-L data stream which is then sent to a remote peer UDMA-P destination channel which then performs the movement of the data into memory. Likewise, a remote UDMA-P source channel fetches data from memory and transfers it to a peer PDMA destination channel over PSI-L which then performs the writes to the peripheral.

The PDMA architecture is intentionally heterogeneous (UDMA-P + PDMA) to right size the data transfer complexity at each point in the system to match the requirements of whatever is being transferred to or from. Peripherals are typically FIFO based and do not require multi-dimensional transfers beyond their FIFO dimensioning requirements, so the PDMA transfer engines are kept simple with only a few dimensions (typically for sample size and FIFO depth), hardcoded address maps, and simple triggering capabilities.

Multiple source and destination channels are provided within the PDMA which allow multiple simultaneous transfer operations to be ongoing. The DMA controller maintains state information for each of the channels and employs round-robin scheduling between channels in order to share the underlying DMA hardware.

There are five PDMA modules in the device.

For more information, see *PDMA Controller* section in *DMA Controllers* chapter in the device TRM.

8.4.2 Peripherals

8.4.2.1 ADC

The analog-to-digital converter (ADC) module is an single-channel general purpose analog-to-digital converter with a 8-input analog multiplexer, which supports 12-bit conversion samples from an analog front end (AFE).

There is one ADC module in the device.

备注

The AM243x_ALX package only supports 10-bit conversions.

For more information, see *Analog-to-Digital Converter (ADC)* section in *Peripherals* chapter in the device TRM.

8.4.2.2 DCC

The Dual Clock Comparator (DCC) is used to determine the accuracy of a clock signal during the time execution of an application. Specifically, the DCC is designed to detect drifts from the expected clock frequency. The desired accuracy can be programed based on calculation for each application. The DCC measures the frequency of a selectable clock source using another input clock as a reference.

The device has seven instances of DCC modules.

For more information, see *Dual Clock Comparator (DCC)* section in *Peripherals* chapter in the device TRM.

8.4.2.3 Dual Data Rate (DDR) External Memory Interface (DDRSS)

Integrated in MAIN domain: one instance of DDR Subsystem (DDRSS) is used as an interface to external RAM devices which can be utilized for storing program or data. DDRSS provides the following main features:

- Support of DDR4 / LPDDR4 memory types
- 16-bit memory bus interface with in-line ECC
- System bus interface: little endian only with 128-bit data width
- Configuration bus Interface: little endian only with 32-bit data width
- Support of dual rank configuration
- Support of automatic idle power saving mode when no or low activity is detected
- Class of Service (CoS) - three latency classes supported
- Prioritized refresh scheduling
- Statistical counters for performance management

For more information, see *DDR Subsystem (DDRSS)* section in *Peripherals* chapter in the device TRM.

8.4.2.4 ECAP

This section describes the Enhanced Capture (ECAP) module for the device.

For more information, see *Enhanced Capture (ECAP) Module* section in *Peripherals* chapter in the device TRM.

8.4.2.5 EPWM

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention. It needs to be highly programmable and very flexible while being easy to understand and use. The EPWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the EPWM is built up from smaller single channel modules with separate resources and that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand its operation quickly.

In the further description the letter x within a signal or module name is used to indicate a generic EPWM instance on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the EPWM_x

instance. Thus, EPWM1A and EPWM1B belong to EPWM1, EPWM2A and EPWM2B belong to EPWM2, and so forth.

Additionally, the EPWM integration allows this synchronization scheme to be extended to the capture peripheral modules (ECAP). The number of modules is device-dependent and based on target application needs. Modules can also operate stand-alone.

The device has six instances of EPWM modules.

For more information, see *Enhanced Pulse Width Modulation (EPWM) Module* section in *Peripherals* chapter in the device TRM.

8.4.2.6 ELM

The Error Location Module (ELM) is used with the GPMC. Syndrome polynomials generated on-the-fly when reading a NAND flash page and stored in GPMC registers are passed to the ELM. A host processor can then correct the data block by flipping the bits to which the ELM error-location outputs point.

When reading from NAND flash memories, some level of error-correction is required. In the case of NAND modules with no internal correction capability, sometimes referred to as *bare NANDs*, the correction process is delegated to the memory controller. ELM can be also used to support parallel NOR flash or NAND flash.

The General-Purpose Memory Controller (GPMC) probes data read from an external NAND flash and uses this to compute checksum-like information, called syndrome polynomials, on a per-block basis. Each syndrome polynomial gives a status of the read operations for a full block, including 512 bytes of data, parity bits, and an optional spare-area data field, with a maximum block size of 1023 bytes. Computation is based on a Bose-Chaudhuri-Hocquenghem (BCH) algorithm. The ELM extracts error addresses from these syndrome polynomials.

For more information, see *Error Location Module (ELM)* section in *Peripherals* chapter in the device TRM.

8.4.2.7 ESM

The Error Signaling Module (ESM) aggregates safety-related events and/or errors from throughout the device into one location. It can signal both low and high priority interrupts to a processor to deal with a safety event and/or manipulate an I/O error pin to signal an external hardware that an error has occurred. Therefore an external controller is able to reset the device or keep the system in safe, known state.

For more information, see *Error Signaling Module (ESM)* section in *Peripherals* chapter in the device TRM.

8.4.2.8 GPIO

The general-purpose input/output (GPIO) peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs. When configured as an output, user can write to an internal register to control the state driven on the output pin. When configured as an input, user can obtain the state of the input by reading the state of an internal register.

In addition, the GPIO peripheral can produce host CPU interrupts and DMA synchronization events in different interrupt/event generation modes.

For more information, see *General-Purpose Interface (GPIO)* section in *Peripherals* chapter in the device TRM.

8.4.2.9 EQEP

The Enhanced Quadrature Encoder Pulse (EQEP) peripheral is used for direct interface with a linear or rotary incremental encoder to get position, direction and speed information from a rotating machine for use in high performance motion and position control system. The disk of an incremental encoder is patterned with a single track of slots patterns. These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark/light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position and zero reference.

To derive direction information, the lines on the disk are read out by two different photo-elements that "look" at the disk pattern with a mechanical shift of 1/4 the pitch of a line pair between them. This shift is realized with a reticle or mask that restricts the view of the photo-element to the desired part of the disk lines. As the disk rotates, the two photo-elements generate signals that are shifted 90 degrees out of phase from each other. These are commonly called the quadrature QEPA and QEPB signals. The clockwise direction for most encoders is defined as the QEPA channel going positive before the QEPB channel and vice versa.

The encoder wheel typically makes one revolution for every revolution of the motor or the wheel may be at a geared rotation ratio with respect to the motor. Therefore, the frequency of the digital signal coming from the QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line encoder directly coupled to a motor running at 5000 revolutions per minute (rpm) results in a frequency of 166.6 KHz, so by measuring the frequency of either the QEPA or QEPB output, the processor can determine the velocity of the motor.

For more information, see *Enhanced Quadrature Encoder Pulse (EQEP) Module* section in *Peripherals* chapter in the device TRM.

8.4.2.10 GPMC

The GPMC module supports the following features:

- Data path to external memory device can be 32, 16 or 8 bits wide
- Support for the following memory types:
 - Asynchronous or synchronous 8-bit memory or device (non-burst device)
 - Asynchronous or synchronous 16-bit memory or device
 - Asynchronous or synchronous 32-bit memory or device
 - 16-bit non-multiplexed NOR Flash device
 - 16-bit address and 32-bit address and data multiplexed NOR Flash device
 - 8-bit and 16-bit NAND flash device
 - 16-bit and 32bit pSRAM device
- Supports Error Code detection using BCH code (t=4, 8 or 16) or Hamming code for 8-bit or 16-bit NAND-flash, organized with page size of 512 Byte, 1Kbytes, or more. • Supports 1 GByte maximum addressing capability, which can be divided into 8 independent chip-select with programmable bank size and base address on 16 MByte, 32 MByte, 64 MByte, or 128 MByte boundary.
- Fully-pipelined operation for optimal memory bandwidth usage
- Supports external device clock frequency of /1, /2, /3, and /4 divide of interface clock
- Supports programmable auto-clock gating when there is no access
- Supports MIdlereq/SIdleAck protocol
- Supports the following interface protocols when communicating with external memory or external devices:
 - Asynchronous read/write access
 - Asynchronous read page access (4-8-16 Word16), 4-8-16 Word32
 - Synchronous read/write access
 - Synchronous read burst access without wrap capability (4-8-16-32 Word16, 4-8-16 Word32)
 - Synchronous read burst access with wrap capability (4-8-16-32 Word16, 4-8-16 Word32)
- Address and data multiplexed access
- Each chip-select has independent and programmable control signal timing parameters for Setup and Hold time. Parameters are set according to the memory device timing parameters, with one interface clock cycle timing granularity.
- Flexible internal access time control (wait state) and flexible handshake mode using external WAIT pin
- Supports bus keeping
- Supports bus turn around
- Pre-fetch and write posting engine associated with system DMA, to get full performance from NAND device, and with minimum impact on NOR/SRAM concurrent access monitoring (up to 4 WAIT pins)

For more information, see *General-Purpose Memory Controller (GPMC)* section in *Peripherals* chapter in the device TRM.

8.4.2.11 I2C

The Inter-IC Bus (I2C) interface is implemented using the mshsi2c module. This peripheral implements the multi-master I2C bus, which allows serial transfer of 8-bit data to and from other I2C master and slave devices, through a two-wire interface.

The I2C module supports the following main features:

- Compliant with Philips I2C specification version 2.1
- Supports standard mode (up to 100K bits/s), fast mode (up to 400K bits/s), and high-speed mode (up to 3.4Mb/s).
- Multi-master transmitter and slave receiver mode
- Multi-master receiver and slave transmitter mode
- Combined master transmit/receive and receive/transmit modes
- 7-bit and 10-bit device addressing modes
- Built-in FIFO for buffered read or write
 - Parameterizable size of 8 to 64 bytes
- Programmable multi-slave channel (responds to 4 separates addresses)
- Programmable clock generation
- Support for asynchronous wake-up
- One interrupt line

For more information, see *Inter-Integrated Circuit (I2C) Interface* section in *Peripherals* chapter in the device TRM.

8.4.2.12 MCAN

The Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time control with a high level of security. CAN has high immunity to electrical interference and the ability to self-diagnose and repair data errors. In a CAN network, many short messages are broadcast to the entire network, which provides for data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with Flexible Data-Rate) specifications. CAN FD feature allows high throughput and increased payload per data frame. The classic CAN and CAN FD devices can coexist on the same network without any conflict.

The device supports 2 MCAN modules

For more information, see *Modular Controller Area Network (MCAN)* section in *Peripherals* chapter in the device TRM.

8.4.2.13 MCRC Controller

VBUSM CRC controller is a module which is used to perform CRC (Cyclic Redundancy Check) to verify the integrity of a memory system. A signature representing the contents of the memory is obtained when the contents of the memory are read into MCRC Controller. The responsibility of MCRC controller is to calculate the signature for a set of data and then compare the calculated signature value against a pre-determined good signature value. MCRC controller provides four channels to perform CRC calculation on multiple memories in parallel and can be used on any memory system. Channel 1 can also be put into data trace mode, where MCRC controller compresses each data being read through CPU read data bus.

For more information, see *MCRC Controller* section in *Interprocessor Communication* chapter in the device TRM.

8.4.2.14 MCSPI

The MCSPI module is a multichannel transmit/receive, master/slave synchronous serial bus.

There are total of seven MCSPI modules in the device.

For more information, see *Multichannel Serial Peripheral Interface (MCSPI)* section in *Peripherals* chapter in the device TRM.

8.4.2.15 MMCSD

There are two Multi-Media Card/Secure Digital (MMCSD) modules inside the device - MMCSD0 and MMCSD1. Each MMCSD module includes one MMCSD Host Controller, where MMCSD0 is associated with MMC0 and MMCSD1 is associated with MMC1.

The MMCSD Host Controller supports:

- One controller with 8-bit wide data bus
- One controller with 4-bit wide data bus
- Support of eMMC5.1 Host Specification (JESD84-B51)
- Support of SD Host Controller Standard Specification - SDIO 3.00
- Integrated DMA controller supporting SD Advanced DMA - ADMA2 and ADMA3
- eMMC Electrical Standard 5.1 (JESD84-B51)
- Multi-Media card features:
 - Backward compatible with earlier eMMC standards
 - Legacy MMC SDR: 1.8 V, 8/4/1-bit bus width, 0-25 MHz, 25/12.5/3.125 MB/s
 - High Speed SDR: 1.8 V, 8/4/1-bit bus width, 0-50 MHz, 50/25/6.25 MB/s
 - High Speed DDR: 1.8 V, 8/4-bit bus width, 0-50 MHz, 100/50 MB/s
 - HS200 SDR: 1.8 V, 0-200 MHz, 8/4-bit bus width, 200/100 MB/s
- SD card support: SDIO, SDR12, SDR25, SDR50, DDR50
- System bus interface: CBA 4.0 VBUSM master port with 64-bit data width and 64-bit address, little endian only
- Configuration bus interface: CBA 4.0 VBUSM with 32-bit data width, 32-bit aligned accesses only, linear incrementing addressing mode, little endian only

For more information, see *Multi-Media Card/Secure Digital (MMCSD) Interface* section in *Peripherals* chapter in the device TRM.

8.4.2.16 OSPI

The Octal Serial Peripheral Interface (OSPI) module is a kind of Serial Peripheral Interface (SPI) module which allows single, dual, quad or octal read and write access to external flash devices. This module has a memory mapped register interface, which provides a direct memory interface for accessing data from external flash devices, simplifying software requirements.

The OSPI module is used to transfer data, either in a memory mapped direct mode (for example a processor wishing to execute code directly from external flash memory), or in an indirect mode where the module is set-up to silently perform some requested operation, signalling its completion via interrupts or status registers. For indirect operations, data is transferred between system memory and external flash memory via an internal SRAM which is loaded for writes and unloaded for reads by a device master at low latency system speeds. Interrupts or status registers are used to identify the specific times at which this SRAM should be accessed using user programmable configuration registers.

For more information, see *Octal Serial Peripheral Interface (OSPI)* section in *Peripherals* chapter in the device TRM.

8.4.2.17 Peripheral Component Interconnect Express (PCIe)

The PCIe subsystem supports the following main features:

- Dual mode – root port (RP) or end point (EP) modes. Selectable through bootstrap pins.
- 1-lane configuration with up to 5.0GT/lane.
- 62.5/125 MHz operation on PIPE interface for Gen1/Gen2 respectively
- Constant 32-bit PIPE width for Gen1/Gen2 modes
- Maximum outbound payload size of 128 bytes
- Maximum inbound payload size of 128 bytes
- Maximum remote read request size of 4K bytes
- Maximum number of nonposted outstanding transactions: 8 on each VBUSM interface.

- Four virtual channels (4VC)
- Resizable BAR capability
- SRIS support
- Power Management
 - L1 Power Management Substate support
 - D1 support
 - L1 Power Shutoff support
- Legacy, MSI, and MSI-X interrupt support
- 32 outbound address translation regions
- Precision time measurement (PTM)

For more information, see *Peripheral Component Interconnect Express (PCIe) Subsystem* section in *Peripherals* chapter in the device TRM.

8.4.2.18 Serializer/Deserializer (SerDes)

Integrated in the MAIN domain is one instance of high-speed differential interface implemented with Serializer/Deserializer (SERDES) Multi-protocol Multi-link modules with the following main blocks:

- Single-lane PHY with common module for peripheral and Tx clocking handling
- Physical coding sub-block for data translation from/to the parallel interface, as well as data encoding/decoding and symbol alignment
- MUX module for device interface multiplexing into a single SERDES lane (Tx and Rx)
- A wrapper for sending control and reporting status signals from the SerDes and muxes

For more information, see *Serializer/Deserializer (SerDes)* section in *Peripherals* chapter in the device TRM.

8.4.2.19 RTI

This section describes the Real Time Interrupt (RTI) modules with Windowed Watchdog Timer (WWDT) functionality for the device.

For more information, see *Real Time Interrupt (RTI) Module* section in *Peripherals* chapter in the device TRM.

8.4.2.20 DMTIMER

The DMTIMER module supports the following main features:

- Interrupts generated on overflow, compare and capture
- Free running 32-bit upward counter
- Supported modes:
 - Compare and capture modes
 - Auto-reload mode
 - Start-stop mode
- Programmable divider clock source (2n with n=[0:8])
- Dedicated input trigger for capture mode, and dedicated output trigger/PWM (pulse width modulation) signal
- On the fly read/write register (while counting)
- Generate 1-ms tick with 32768-Hz functional clock

For more information, see *Timers* section in *Peripherals* chapter in the device TRM.

8.4.2.21 UART

The UART module supports the following main features:

- 16C750 compatibility
- Baud rate from 300 bps up to 3.6864 Mbps (subject to functional clock frequency)
- Auto-baud between 1200 bps and 115.2 Kbps
- Software/hardware flow control
 - Programmable Xon/Xoff characters
 - Programmable Auto-RTS and Auto CTS

- Programmable serial interface characteristics
 - 5, 6, 7, or 8-bit characters
 - Even, odd, mark (always 1), space (always 0), or no parity (non-parity bit frame) bit generation and detection
 - 1-, 1.5-, or 2-stop bit generation
- Optional multi-drop transmission
- Configurable time-guard feature
- False start bit detection
- Line break generation and detection
- Modem control functions on UART0 (CTS, RTS, DSR, DTR, RI, and DCD)
- Fully prioritized interrupt system controls
- Internal test and loopback capabilities
- RS-485 External transceiver auto flow control support

For more information, see *Universal Synchronous/Asynchronous Receiver/Transmitter (UART)* section in *Peripherals* chapter in the device TRM.

8.4.2.22 Universal Serial Bus Subsystem(USBSS)

The Universal Serial Bus Subsystem (USBSS) module supports the following main features:

USB interface:

- Compliant with USB 3.1 Gen1 specification
- Compliant with xHCI 1.1 specification
- Limited USB 2.0 on-the-go support
- SuperSpeed Gen1 (5 Gbps), high speed (480 Mbps), and full (12Mbps) Device
- SuperSpeed Gen1 (5 Gbps), high speed (480 Mbps), full (12Mbps), and low speed (1.5 Mbps) Host
- Shared USB3.1/USB2.0 port

Dual mode operation:

- OTG 2.0 host negotiation protocol (HNP) support
- OTG 2.0 session request support (SRP) support

Host mode:

- 64 slots supported
- Up to 96 periodic endpoints supported simultaneously
- 256 primary streams supported
- MSI support
- Root hub functionality

For more information, see *Universal Serial Bus (USB) Subsystem* section in *Peripherals* chapter in the device TRM.

9 Applications, Implementation, and Layout

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Device Connection and Layout Fundamentals

9.1.1 Power Supply Decoupling and Bulk Capacitors

9.1.1.1 Power Distribution Network Implementation Guidance

The [Sitara Processor Power Distribution Networks: Implementation and Analysis](#) provides guidance for successful implementation of the power distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection and placement of the decoupling capacitors. TI supports *only* designs that follow the board design guidelines contained in the application report.

9.1.2 External Oscillator

For more information about External Oscillators, see the *Clock Specifications* section.

9.1.3 JTAG and EMU

Texas Instruments supports a variety of eXtended Development System (XDS) JTAG controllers with various debug capabilities beyond only JTAG support. A summary of this information is available in the [XDS Target Connection Guide](#).

For more recommendations on EMU routing, see [Emulation and Trace Headers Technical Reference Manual](#)

9.1.4 Unused Pins

For more information about Unused Pins, see the *Pin Connectivity Requirements* section.

9.2 Peripheral- and Interface-Specific Design Information

9.2.1 General Routing Guidelines

The following paragraphs detail the routing guidelines that must be observed when routing the various functional LVCMOS interfaces.

- Line spacing:
 - For a line width equal to W , the spacing between two lines must be $2W$, at least. This minimizes the crosstalk between switching signals between the different lines. On the PCB, this is not achievable everywhere (for example, when breaking signals out from the device package), but it is recommended to follow this rule as much as possible. When violating this guideline, minimize the length of the traces running parallel to each other (see 图 9-1).




图 9-1. Ground Guard Illustration

- Length matching (unless otherwise specified):
 - For bus or traces at frequencies less than 10 MHz, the trace length matching (maximum length difference between the longest and the shortest lines) must be less than 25 mm.
 - For bus or traces at frequencies greater than 10 MHz, the trace length matching (maximum length difference between the longest and the shortest lines) must be less than 2.5 mm.
- Characteristic impedance
 - Unless otherwise specified, the characteristic impedance for single-ended interfaces is recommended to be between $35\text{-}\Omega$ and $65\text{-}\Omega$.
- Multiple peripheral support
 - For interfaces where multiple peripherals have to be supported in the star topology, the length of each branch has to be balanced. Before closing the PCB design, it is highly recommended to verify signal integrity based on simulations including actual PCB extraction.

9.2.2 DDR Board Design and Layout Guidelines

The goal of the [AM64x\AM243x DDR Board Design and Layout Guidelines](#) is to make the DDR system implementation straightforward for all designers. Requirements have been distilled down to a set of layout and routing rules that allow designers to successfully implement a robust design for the topologies that TI supports. TI only supports board designs using DDR4 or LPDDR4 memories that follow the guidelines in this document.


9.2.3 OSPI and QSPI Board Design and Layout Guidelines

The following section details the routing guidelines that must be observed when routing the OSPI and QSPI interfaces.

9.2.3.1 No Loopback and Internal Pad Loopback

- The MCU_OSPI[x]_CLK output signal must be connected to the CLK pin of the flash device
- The signal propagation delay from the MCU_OSPI[x]_CLK signal to the flash device must be $< 450\text{ ps}$ ($\sim 7\text{cm}$ as stripline or $\sim 8\text{cm}$ as microstrip)
- $50\text{-}\Omega$ PCB routing is recommended along with series terminations, as shown in 图 9-2
- Propagation delays and matching:

- A to B < 450 ps
- Matching skew: < 60 ps



* 0 Ω resistor (R1), located as close as possible to the MCU_OSPI[x]_CLK pin, is placeholder for fine tuning, if needed.


图 9-2. OSPI Interface High Level Schematic

9.2.3.2 External Board Loopback

- The MCU_OSPI[x]_CLK output signal must be connected to the CLK pin of the flash device
- The MCU_OSPI[x]_LBCLKO output signal must be looped back into the MCU_OSPI[x]_DQS input
- The signal propagation delay from the MCU_OSPI[x]_CLK pin to the flash device CLK input pin (A to B) should be approximately equal to half of the signal propagation delay from the MCU_OSPI[x]_LBCLKO pin to the MCU_OSPI[x]_DQS pin ((C to D)/2). See the note below.
- The signal propagation delay from the MCU_OSPI[x]_CLK pin to the flash device CLK input pin (A to B) must be approximately equal to the signal propagation delay of the control and data signals between the flash device and the SoC device (E to F, or F to E)
- 50 Ω PCB routing is recommended along with series terminations, as shown in 图 9-3
- Propagation delays and matching:
 - A to B = E to F = (C to D) / 2
 - Matching skew: < 60 ps

备注

The OSPI Board Loopback Hold time requirement (described in 节 7.10.5.14, OSPI) is larger than the Hold time provided by a typical flash device. Therefore, the length of MCU_OSPI[x]_LBCLKO pin to the MCU_OSPI[x]_DQS pin (C to D) can be shortened to compensate.




* 0 Ω resistor (R1), located as close as possible to the MCU_OSPI[x]_CLK and MCU_OSPI[x]_LBCLKO pins, is a placeholder for fine tuning, if needed.

图 9-3. OSPI Interface High Level Schematic

9.2.3.3 DQS (only available in Octal Flash devices)

- The MCU_OSPI[x]_CLK output signal must be connected to the CLK pin of the flash device
- The DQS pin of the flash devices must be connected to MCU_OSPI[x]_DQS signal
- The signal propagation delay from the MCU_OSPI[x]_CLK pin to the flash device CLK input pin (A to B) should be approximately equal to the signal propagation delay from the MCU_OSPI[x]_DQS pin to the DQS output pin (C to D)
- 50 Ω PCB routing is recommended along with series terminations, as shown in 图 9-4
- Propagation delays and matching:
 - A to B = C to D
 - Matching skew: < 60 ps



* 0 Ω resistor (R1), located as close as possible to the MCU_OSPI[x]_CLK pin, is a placeholder for fine tuning, if needed.

图 9-4. OSPI Interface High Level Schematic

9.2.4 USB VBUS Design Guidelines

The USB 3.1 specification allows the VBUS voltage to be as high as 5.5 V for normal operation, and as high as 20 V when the Power Delivery addendum is supported. Some automotive applications require a max voltage to be 30 V.

The device requires the VBUS signal voltage be scaled down using an external resistor divider (as shown in the 图 9-5), which limits the voltage applied to the actual device pin (USB0_VBUS). The tolerance of these external resistors should be equal to or less than 1%, and the leakage current of zener diode at 5 V should be less than 100 nA.




图 9-5. USB VBUS Detect Voltage Divider / Clamp Circuit

The USB0_VBUS pin can be considered to be fail-safe because the external circuit in [Figure 9-5](#) limits the input current to the actual device pin in a case where VBUS is applied while the device is powered off.

9.2.5 System Power Supply Monitor Design Guidelines

The VMON_VSYS pin provides a way to monitor a system power supply. This system power supply is typically a single pre-regulated power source for the entire system. This supply is monitored by comparing the output of an external voltage divider circuit sourced by this supply with an internal voltage reference, with a power fail event being triggered when the voltage applied to VMON_VSYS drops below the internal reference voltage. The actual system power supply voltage trip point is determined by the system designer when selecting component values used to implement the external resistor voltage divider circuit.

When designing the resistor divider circuit it is important to understand various factors which contribute to variability in the system power supply monitor trip point. The first thing to consider is the initial accuracy of the VMON_VSYS input threshold which has a nominal value of 0.45 V, with a variation of $\pm 3\%$. Precision 1% resistors with similar thermal coefficient are recommended for implementing the resistor voltage divider. This minimizes variability contributed by resistor value tolerances. Input leakage current associated with VMON_VSYS must also be considered since any current flowing into the pin creates a loading error on the voltage divider output. The VMON_VSYS input leakage current may be in the range of 10 nA to 2.5 μ A when applying 0.45 V.

备注

The resistor voltage divider shall be designed such that its output voltage never exceeds the maximum value defined in the *Recommended Operating Conditions* section, during normal operating conditions.

[Figure 9-6](#) presents an example, where the system power supply is nominally 5 V and the maximum trigger threshold is 5 V - 10%, or 4.5 V.

For this example, it is important to understand which variables effect the maximum trigger threshold when selecting resistor values. It is obvious a device which has a VMON_VSYS input threshold of 0.45 V + 3% needs to be considered when trying to design a voltage divider that doesn't trip until the system supply drops 10%. The effect of resistor tolerance and input leakage also needs to be considered, but how these contributions effect the maximum trigger point may not be obvious. When selecting component values which produce a maximum trigger voltage, the system designer must consider a condition where the value of R1 is 1% low and the value of R2 is 1% high combined with a condition where input leakage current for the VMON_VSYS pin is 2.5 μ A. When implementing a resistor divider where R1 = 4.81 K Ω and R2 = 40.2 K Ω , the result is a maximum trigger threshold of 4.517 V.

Once component values have been selected to satisfy the maximum trigger voltage as described above, the system designer can determine the minimum trigger voltage by calculating the applied voltage that produces an output voltage of 0.45 V - 3% when the value of R1 is 1% high and the value of R2 is 1% low, and the input leakage current is 10 nA, or zero. Using an input leakage of zero with the resistor values given above, the result is a minimum trigger threshold of 4.013 V.

This example demonstrates a system power supply voltage trip point that ranges from 4.013 V to 4.517 V. Approximately 250 mV of this range is introduced by VMON_VSYS input threshold accuracy of $\pm 3\%$, approximately 150 mV of this range is introduced by resistor tolerance of $\pm 1\%$, and approximately 100 mV of this range is introduced by loading error when VMON_VSYS input leakage current is 2.5 μ A.

The resistor values selected in this example produces approximately 100 μ A of bias current through the resistor divider when the system supply is 4.5 V. The 100 mV of loading error mentioned above could be reduced to about 10 mV by increasing the bias current through the resistor divider to approximately 1 mA. So resistor divider bias current vs loading error is something the system designer needs to consider when selecting component values.

The system designer should also consider implementing a noise filter on the voltage divider output since VMON_VSYS has minimum hysteresis and a high-bandwidth response to transients. This could be done by

installing a capacitor across R1 as shown in 图 9-6. However, the system designer must determine the response time of this filter based on system supply noise and expected response to transient events.




图 9-6. System Supply Monitor Voltage Divider Circuit

VMON_1P8_MCU and VMON_1P8_SOC pins provide a way to monitor external 1.8 V power supplies. An internal resistor divider with software control is implemented inside the SoC for each of these pins. Software can program each internal resistor divider to create appropriate under voltage and over voltage interrupts.

VMON_3P3_MCU and VMON_3P3_SOC pins provide a way to monitor external 3.3 V power supplies. An internal resistor divider with software control is implemented inside the SoC for each of these pins. Software can program each internal resistor divider to create appropriate under voltage and over voltage interrupts.

9.2.6 High Speed Differential Signal Routing Guidance

The [High Speed Interface Layout Guidelines](#) provides guidance for successful routing of the high speed differential signals. This includes PCB stackup and materials guidance as well as routing skew, length and spacing limits. TI supports *only* designs that follow the board design guidelines contained in the application report.

9.2.7 Thermal Solution Guidance

The [Thermal Design Guide for DSP and ARM Application Processors](#) provides guidance for successful implementation of a thermal solution for system designs containing this device. This document provides background information on common terms and methods related to thermal solutions. TI only supports designs that follow system design guidelines contained in the application report.

10 Device and Documentation Support

10.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, AM2434_ALV, AM2432_ALV, AM2431_ALV). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For orderable part numbers of AM243x devices in the ALV package type, see the Package Option Addendum of this document, the TI website (ti.com), or contact your TI sales representative.

10.1.1 Standard Package Symbolization

备注

Some devices may have a cosmetic circular marking visible on the top of the device package which results from the production test process. In addition, some devices may also show a color variation in the package substrate which results from the substrate manufacturer. These differences are cosmetic only with no reliability impact.




图 10-1. Printed Device Reference

10.1.2 Device Naming Convention

表 10-1. Nomenclature Description

FIELD PARAMETER	FIELD DESCRIPTION	VALUE	DESCRIPTION
a ⁽¹⁾	Device evolution stage	X	Prototype
		P	Preproduction (production test flow, no reliability data)
		BLANK	Production
BBBBBB	Base production part number	AM2434	See 表 5-1 , <i>Device Comparison</i>
		AM2432	
		AM2431	
r	Device revision	A	SR 1.0
Z	Device Speed Grades	S	See 表 7-1, <i>Speed Grade Maximum Frequency</i>
		K	
f	Features (see 表 5-1)	C	No Additional Features Enabled
		D	ICSS Enabled
		E	ICSS + EtherCAT HW Accelerator + CAN-FD Enabled
		F	ICSS + EtherCAT HW Accelerator + CAN-FD + Pre-integrated Stacks Enabled
Y	Functional Safety	G	Non-Functional Safety
		F ⁽²⁾	Functional Safety

表 10-1. Nomenclature Description (continued)

FIELD PARAMETER	FIELD DESCRIPTION	VALUE	DESCRIPTION
y	Security	G	Non-Secure
		Other	Secure
t ⁽³⁾	Temperature	A	-40°C to 105°C - Extended Industrial (see Recommended Operating Conditions)
PPP	Package Designator	ALV	ALV FCBGA-N441 (17.2 mm × 17.2 mm) Package
		ALX	ALX FC/CSP-N293 (11.0 mm × 11.0 mm) Package
Q1	Automotive Designator	Q1	Auto Qualified (Q100)
		BLANK	Standard
XXXXXXX			Lot Trace Code (LTC)
YYY			Production Code; For TI use only
ZZZ			Production Code; For TI use only
O			Pin one designator
G1			ECAT—Green package designator

- (1) To designate the stages in the product development cycle, TI assigns prefixes to the part numbers. These prefixes represent evolutionary stages of product development from engineering prototypes through fully qualified production devices. Prototype devices are shipped against the following disclaimer:
 “This product is still in development and is intended for internal evaluation purposes.”
 Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of merchantability of fitness for a specific purpose, of this device.
- (2) Functional Safety features are not supported by ALX package.
- (3) Applies to device max junction temperature.

备注

BLANK in the symbol or part number is collapsed so there are no gaps between characters.

10.2 Tools and Software

The following Development Tools support development for TI's Embedded Processing platforms:

Development Tools

Code Composer Studio™ Integrated Development Environment Code Composer Studio (CCS) Integrated Development Environment (IDE) is a development environment that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

SysConfig-PinMux Tool The SysConfig-PinMux Tool is a software tool which provides a Graphical User Interface for configuring pin multiplexing settings, resolving conflicts and specifying I/O cell characteristics for TI Embedded Processor devices. The tool can be used to automatically calculate the optimal pinmux configuration to satisfy entered system requirements. The tool will generate output C header/code files that can be imported into software development kits (SDKs) and used to configure customer's software to meet custom hardware requirements. The **Cloud-based SysConfig-PinMux Tool** is also available.

For a complete listing of development-support tools for the processor platform, visit the Texas Instruments website at ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

10.3 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the processor, related peripherals, and other technical collateral is listed below.

The following documents describe the AM243x family of devices.

Technical Reference Manual

AM64x/AM243x Processors Silicon Revision 1.0 Technical Reference Manual Details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the AM243x family of devices.

Errata

AM64x/AM243x Processors Silicon Revision 1.0 Silicon Errata Describes the known exceptions to the functional specifications for the device.

Tip: Search TI.com using literature numbers.

10.3.1 FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

10.3.2 Information About Cautions and Warnings

This book may contain cautions and warnings.

WARNING

A *warning* in documentation indicates that an action or precaution must be taken to avoid the risk of injury or death to personnel.

CAUTION

A *caution* in documentation indicates that an action or precaution must be taken to avoid the risk of damage to components or equipment.

The information in a caution or a warning is provided for your protection. Read each caution and warning carefully.

10.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

10.5 Trademarks

CoreSight™ is a trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Code Composer Studio™ and TI E2E™ are trademarks of Texas Instruments.

Arm® and Cortex® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

PCI-Express® is a registered trademark of PCI-SIG.

EtherCAT® is a registered trademark of Beckhoff Automation GmbH.

所有商标均为其各自所有者的财产。

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

11.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AM2431BSDFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2431BSDFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2431BSDGHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2431BSDGHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BKEGHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BKFGHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSDFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSDFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSDGHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSDGHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSEFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSEFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSFFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2432BSFFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSDFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSDFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSDGHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSDGHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSEFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSEFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSFFGIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSFFGIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSFFHIALVR	PREVIEW	FCBGA	ALV	441	1000	TBD	Call TI	Call TI	-40 to 125		
AM2434BSFFHIALXR	PREVIEW	FCCSP	ALX	293	1000	TBD	Call TI	Call TI	-40 to 125		
XAM2431ASFGGAALV	ACTIVE	FCBGA	ALV	441	84	TBD	Call TI	Call TI	-40 to 105		Samples
XAM2431ASFGGAALX	ACTIVE	FCCSP	ALX	293	96	TBD	Call TI	Call TI	-40 to 105		Samples
XAM2432ASFGGAALV	ACTIVE	FCBGA	ALV	441	84	TBD	Call TI	Call TI	-40 to 105		Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XAM2432ASFGGAALX	ACTIVE	FCCSP	ALX	293	96	TBD	Call TI	Call TI	-40 to 105		Samples
XAM2434ASFGGAALV	ACTIVE	FCBGA	ALV	441	1	RoHS & Green	SNAGCU	Level-3-250C-168 HR	-40 to 105	(SFGGAALV, XAM2434 A) 709	Samples
XAM2434ASFGGAALX	ACTIVE	FCCSP	ALX	293	1	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 105	XAM2434A SFGGAALX 709	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
XAM2434ASFGGAALV	ALV	FCBGA	441	1	6 x 14	150	315	135.9	7620	22	14.5	14.55

FCBGA - 2.657 mm max height

[illegible]

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


ALV0441A

FCBGA - 2.657 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4225999/A 06/2020

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ALV0441A

FCBGA - 2.657 mm max height

BALL GRID ARRAY




SOLDER PASTE EXAMPLE
 BASED ON 0.15 mm THICK STENCIL
 SCALE: 6X

4225999/A 06/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


ALX0293A



PACKAGE OUTLINE

FCBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



4226368/A 10/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

ALX0293A


FCBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE: 10X



4226368/A 10/2020

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).

EXAMPLE STENCIL DESIGN

ALX0293A

FCBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 10X

4226368/A 10/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司