


- **High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM (Synchronous DRAM) Clock Buffering Applications**
- **Output Skew,  $t_{sk(o)}$ , Less Than 250 ps**
- **Pulse Skew,  $t_{sk(p)}$ , Less Than 500 ps**
- **Supports up to Two Unbuffered SDRAM DIMMs (Dual Inline Memory Modules)**
- **I<sup>2</sup>C Serial Interface Provides Individual Enable Control for Each Output**
- **Operates at 3.3 V**
- **Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015**
- **Packaged in 28-Pin Shrink Small Outline (DB) Package**



## description

The CDC319 is a high-performance clock buffer that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The CDC319 operates from a 3.3-V power supply, and is characterized for operation from 0°C to 70°C.

The device provides a standard mode (100K-bits/s) I<sup>2</sup>C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I<sup>2</sup>C device address table. Both of the I<sup>2</sup>C inputs (SDATA and SCLOCK) provide integrated pullup resistors (typically 140 kΩ) and are 5-V tolerant.

Three 8-bit I<sup>2</sup>C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC319 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FUNCTION TABLE

INPUTS		OUTPUTS		
OE	A	1Y0–1Y3	2Y0–2Y3	3Y0–3Y1
L	X	Hi-Z	Hi-Z	Hi-Z
H	L	L	L	L
H	H	H <sup>†</sup>	H <sup>†</sup>	H <sup>†</sup>

<sup>†</sup>The function table assumes that all outputs are enabled via the appropriate I<sup>2</sup>C configuration register bit. If the output is disabled via the appropriate configuration bit, then the output is driven to a low state, regardless of the state of the A input.

## logic diagram (positive logic)



## Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
1Y0–1Y3	2, 3, 6, 7	O	3.3-V SDRAM byte 0 clock outputs
2Y0–2Y3	22, 23, 26, 27	O	3.3-V SDRAM byte 1 clock outputs
3Y0–3Y1	11, 18	O	3.3-V clock outputs provided for feedback control of external PLLs (phase-locked loops)
A	9	I	Clock input
OE	20	I	Output enable. When asserted, OE puts all outputs in a high-impedance state. A nominal 140-kΩ pullup resistor is internally integrated.
SCLOCK	15	I	I <sup>2</sup> C serial clock input. A nominal 140-kΩ pullup resistor is internally integrated.
SDATA	14	I/O	Bidirectional I <sup>2</sup> C serial data input/output. A nominal 140-kΩ pullup resistor is internally integrated.
GND	4, 8, 12, 16, 17, 21, 25		Ground
VCC	1, 5, 10, 13, 19, 24, 28		3.3-V power supply

**I<sup>2</sup>C DEVICE ADDRESS**

A7	A6	A5	A4	A3	A2	A1	A0 (R/W)
H	H	L	H	L	L	H	—

**I<sup>2</sup>C BYTE 0-BIT DEFINITION<sup>†</sup>**

BIT	DEFINITION	DEFAULT VALUE
7	Reserved	H
6	Reserved	H
5	Reserved	H
4	Reserved	H
3	1Y3 enable (pin 7)	H
2	1Y2 enable (pin 6)	H
1	1Y1 enable (pin 3)	H
0	1Y0 enable (pin 2)	H

<sup>†</sup> When the value of the bit is high, the output is enabled.  
 When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.

**I<sup>2</sup>C BYTE 1-BIT DEFINITION<sup>†</sup>**

BIT	DEFINITION	DEFAULT VALUE
7	2Y3 enable (pin 27)	H
6	2Y2 enable (pin 26)	H
5	2Y1 enable (pin 23)	H
4	2Y0 enable (pin 22)	H
3	Reserved	H
2	Reserved	H
1	Reserved	H
0	Reserved	H

<sup>†</sup> When the value of the bit is high, the output is enabled.  
 When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.

**I<sup>2</sup>C BYTE 2-BIT DEFINITION<sup>†</sup>**

BIT	DEFINITION	DEFAULT VALUE
7	3Y1 enable (pin 18)	H
6	3Y0 enable (pin 11)	H
5	Reserved	H
4	Reserved	H
3	Reserved	H
2	Reserved	H
1	Reserved	H
0	Reserved	H

<sup>†</sup> When the value of the bit is high, the output is enabled.  
 When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V		
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V		
Input voltage range, $V_I$ (SCLOCK, SDATA) (see Note 1) .....	-0.5 V to 6.5 V		
Output voltage range, $V_O$ (SDATA) (see Note 1) .....	-0.5 V to 6.5 V		
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ .....	-0.5 V to $V_{CC} + 0.5$ V		
Current into any output in the low state (except SDATA), $I_O$ .....	48 mA		
Current into SDATA in the low state, $I_O$ .....	12 mA		
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) (SCLOCK) .....	-50 mA		
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) (SDATA) .....	-50 mA		
Package thermal impedance, $\theta_{JA}$ (see Note 2) .....	120 °C/W		
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C		
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	260°C		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

## recommended operating conditions (see Note 3)

		MIN	TYP	MAX	UNIT
$V_{CC}$	3.3-V core supply voltage	3.135	3.465		V
$V_{IH}$	High-level input voltage	A, OE	2	$V_{CC} + 0.3$	V
		SDATA, SCLOCK (see Note 3)	2.2	5.5	V
$V_{IL}$	Low-level input voltage	A, OE	-0.3	0.8	V
		SDATA, SCLOCK (see Note 3)	0	1.04	V
$I_{OH}$	High-level output current	Y outputs		-24	mA
$I_{OL}$	Low-level output current	Y outputs		24	mA
$R_I$	Input resistance to $V_{CC}$	SDATA, SCLOCK (see Note 3)	140		kΩ
$f_{(SCL)}$	SCLOCK frequency		100		kHz
$t_{(BUS)}$	Bus free time		4.7		μs
$t_{su(START)}$	START setup time		4.7		μs
$t_h(START)$	START hold time		4		μs
$t_w(SCLL)$	SCLOCK low pulse duration		4.7		μs
$t_w(SCLH)$	SCLOCK high pulse duration		4		μs
$t_r(SDATA)$	SDATA input rise time			1000	ns
$t_f(SDATA)$	SDATA input fall time			300	ns
$t_{su(SDATA)}$	SDATA setup time		250		ns
$t_h(SDATA)$	SDATA hold time		0		ns
$t_{su(STOP)}$	STOP setup time		4		μs
$T_A$	Operating free-air temperature	0	70		°C

NOTE 3: The CMOS-level inputs fall within these limits:  $V_{IH}$  min =  $0.7 \times V_{CC}$  and  $V_{IL}$  max =  $0.3 \times V_{CC}$ .

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = 3.135 V, I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	High-level output voltage	Y outputs	V <sub>CC</sub> = 3.135 V, I <sub>OH</sub> = -1 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	Y outputs	V <sub>CC</sub> = 3.135 V, I <sub>OL</sub> = 1 mA		0.4		V
		SDATA	V <sub>CC</sub> = 3.135 V	I <sub>OL</sub> = 3 mA	0.1	0.4	
				I <sub>OL</sub> = 6 mA	0.2	0.6	
I <sub>OH</sub>	High-level output current	SDATA	V <sub>CC</sub> = 3.135 V, V <sub>O</sub> = V <sub>CC</sub> MAX		20		μA
		Y outputs	V <sub>CC</sub> = 3.135 V, V <sub>O</sub> = 2 V	-54	-126		mA
			V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 2.6 V		-60		
			V <sub>CC</sub> = 3.465 V, V <sub>O</sub> = 3.135 V	-21	-46		
I <sub>OL</sub>	Low-level output current	Y outputs	V <sub>CC</sub> = 3.135 V, V <sub>O</sub> = 1 V	49	118		mA
			V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 0.7 V		58		
			V <sub>CC</sub> = 3.465 V, V <sub>O</sub> = 0.4 V	23	53		
I <sub>IH</sub>	High-level input current	A	V <sub>CC</sub> = 3.465 V, V <sub>I</sub> = V <sub>CC</sub>		5		μA
		OE			20		
		SCLOCK, SDATA			20		
I <sub>IL</sub>	Low-level input current	A	V <sub>CC</sub> = 3.465 V, V <sub>I</sub> = GND		-5		μA
		OE		-10	-50		
		SCLOCK, SDATA		-10	-50		
I <sub>OZ</sub>	High-impedance-state output current		V <sub>CC</sub> = 3.465 V, V <sub>O</sub> = 3.465 V or 0		±10		μA
I <sub>off</sub>	Off-state current	SCLOCK, SDATA	V <sub>CC</sub> = 0 V, V <sub>I</sub> = 0 V to 5.5 V		50		μA
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = 3.465 V, I <sub>O</sub> = 0	0.2	0.5		mA
ΔI <sub>CC</sub>	Change in supply current		V <sub>CC</sub> = 3.135 V to 3.465 V, One input at V <sub>CC</sub> - 0.6 V, All other inputs at V <sub>CC</sub> or GND		500		μA
C <sub>i</sub>	Input capacitance		V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> = 3.3 V		4		PF
C <sub>o</sub>	Output capacitance		V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> = 3.3 V		6		PF
C <sub>I/O</sub>	SDATA I/O capacitance		V <sub>I/O</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> = 3.3 V		7		PF


## switching characteristics over recommended operating conditions

PARAMETER		FROM	TO	TEST CONDITIONS	MIN	MAX	UNIT
tPLH	Low-to-high level propagation delay time	A	Y	V <sub>CC</sub> = 3.3 V $\pm$ 0.185 V, See Figure 3	1.2	3.6	ns
		SCLOCK↓	SDATA valid		2		μs
tPLH	Low-to-high level propagation delay time	SDATA↑	Y	V <sub>CC</sub> = 3.3 V $\pm$ 0.185 V, See Figure 3	150		ns
tPHL	High-to-low level propagation delay time	A	Y	V <sub>CC</sub> = 3.3 V $\pm$ 0.185 V, See Figure 3	1.2	3.6	ns
		SCLOCK↓	SDATA valid		2		μs
tPHL	High-to-low level propagation delay time	SDATA↑	Y	V <sub>CC</sub> = 3.3 V $\pm$ 0.185 V, See Figure 3	150		ns
tPZH	Enable time to the high level	OE	Y		1	4.7	ns
tPZL	Enable time to the low level						
tPHZ	Disable time from the high level						
tPLZ	Disable time from the low level						
t <sub>sk(o)</sub>	Skew time	A	Y		250		ps
t <sub>sk(p)</sub>	Skew time	A	Y		500		ps
t <sub>sk(pr)</sub>	Skew time	A	Y		1		ns
t <sub>r</sub>	Rise time		Y		0.5	1.3	ns
t <sub>r</sub>	Rise time (see Note 4 and Figure 3)	SDATA		C <sub>L</sub> = 10 pF	6		ns
				C <sub>L</sub> = 400 pF	250		
t <sub>f</sub>	Fall time		Y		0.5	1.3	ns
t <sub>f</sub>	Fall time (see Note 4 and Figure 3)	SDATA		C <sub>L</sub> = 10 pF	20		ns
				C <sub>L</sub> = 400 pF	250		
f	Operating frequency (see Note 5)			C <sub>L</sub> = 30 pF, T <sub>A</sub> = 70°C	100		MHz
				C <sub>L</sub> = 20 pF, T <sub>A</sub> = 70°C	125		
				C <sub>L</sub> = 15 pF, T <sub>A</sub> = 70°C	140		

NOTES: 4. This parameter has a lower limit than BUS specification. This allows use of series resistors for current spike protection.


5. See Figure 4 (Frequency versus Capacitive Load).

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


LOAD CIRCUIT FOR  $t_{pd}$  AND  $t_{sk}$




LOAD CIRCUIT FOR  $t_r$  AND  $t_f$



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS




VOLTAGE WAVEFORMS

NOTES:

- A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

## PARAMETER MEASUREMENT INFORMATION





NOTES:

- A. Output skew,  $t_{sk}(o)$ , is calculated as the greater of:
  - The difference between the fastest and slowest of  $t_{PLHn}$  ( $n = 1:10$ )
  - The difference between the fastest and slowest of  $t_{PHLn}$  ( $n = 1:10$ )
- B. Pulse skew,  $t_{sk}(p)$ , is calculated as the greater of  $|t_{PLHn} - t_{PHLn}|$  ( $n = 1:10$ ).
- C. Process skew,  $t_{sk}(pr)$ , is calculated as the greater of:
  - The difference between the fastest and slowest of  $t_{PLHn}$  ( $n = 1:10$ ) across multiple devices under identical operating conditions
  - The difference between the fastest and slowest of  $t_{PHLn}$  ( $n = 1:10$ ) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of  $t_{sk}(o)$ ,  $t_{sk}(p)$ ,  $t_{sk}(pr)$


## PARAMETER MEASUREMENT INFORMATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2	Command (dummy value, ignored)
3	Byte count (dummy value, ignored)
4	I <sup>2</sup> C data byte 0
5	I <sup>2</sup> C data byte 1
6	I <sup>2</sup> C data byte 2

NOTES: A. The repeat start condition is not supported.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  100 kHz,  $Z_O = 50 \Omega$ ,  $t_r \geq 10$  ns,  $t_f \geq 10$  ns.

**Figure 3. Propagation Delay Times,  $t_r$  and  $t_f$**



NOTES: A. With a total capacitive load of 20 pF for each output, the CDC319 is capable of running up to about 125 MHz. A lower capacitive load will allow higher application frequencies, up to 133 MHz (140 MHz).

B. CPD for the CDC319 is about 25 pF per output (21 pF if  $C_L < 20$  pF)

$$P(\text{total}) = V_{DD}^2 \times \text{CPD} \times F_O \times N + (V_{OH} - V_{OL})^2 \times C_L \times F_O \times N + \text{DC load}$$

where:

$N$  = number of switching outputs

$F_O$  = clock frequency

Package thermal impedance (junction-to-ambient) = 92.4°C/W

Maximum junction temperature = 150°C (<125°C recommended)

**Figure 4**

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDC319DB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC319	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
CDC319DBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC319	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
CDC319DBRG4	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC319	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




www.ti.com

## PACKAGE OPTION ADDENDUM


10-Dec-2020

---

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC319DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC319DBR	SSOP	DB	28	2000	853.0	449.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
CDC319DB	DB	SSOP	28	50	530	10.5	4000	4.1

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated