

## DLP230GP 0.23 qHD S246

### 1 特性

- 超紧凑 0.23-Inch (5.95-mm) 对角线微镜阵列
  - 显示器 960 × 540 像素阵列
  - 5.4μm 微镜间距
  - 17° 微镜倾斜 (相对于平坦表面)
  - 采用侧面照明, 实现出色的效率和光学引擎尺寸
  - 偏振无关型铝微镜表面
- 8 位 SubLVDS 输入数据总线
- 适用于显示和照明控制应用的专用 DLPC3432 and DLPC3472 控制器选项
- 专用 DLPA2000, DLPA2005 or DLPA3000 PMIC/LED 驱动器, 确保可靠运行

### 2 应用

- 显示:
  - 超高移动性、超低功耗 Pico 投影仪
  - 手机、平板电脑和笔记本电脑
  - 智能扬声器
  - 智能家居

### 3 说明

DLP230GP 数字微镜器件 (DMD) 是一款数控微光机电系统 (MOEMS) 空间照明调制器 (SLM)。当与适当的光学系统耦合连接时, DLP230GP DMD 可显示非常清晰的高质量图像或视频。DLP230GP 是由 DLP230GP DMD 和 DLPC3432 and DLPC3472 控制器所组成的芯片组的一部分。DLPA2000, DLPA2005 or DLPA3000 PMIC/LED 驱动器也支持此芯片组。DLP230GP 外形小巧, 非常适合注重小尺寸和低功耗的便携设备。紧凑型 DLP230GP DMD 与控制器和 PMIC/LED 驱动器共同组成完整的系统解决方案, 可实现小巧外形、低功耗以及高画质显示。


访问 [TI DLP® Pico™ 显示技术入门](#) 页面, 了解如何开始使用 DLP230GP DMD。

DLP230GP 提供现成的资源, 可帮助用户加快设计周期。这些资源包括[可直接用于生产环境的光学模块](#)、[光学模块制造商](#)和[设计公司](#)。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
DLP230GP	FQP (54)	16.8 mm × 5.92 mm × 3.58 mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



简化版应用



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.5 Optical Interface and System Image Quality Considerations.....	<b>23</b>
<b>2 应用</b> .....	<b>1</b>	7.6 Micromirror Array Temperature Calculation.....	<b>24</b>
<b>3 说明</b> .....	<b>1</b>	7.7 Micromirror Landed-On/Landed-Off Duty Cycle.....	<b>25</b>
<b>4 修订历史记录</b> .....	<b>2</b>	<b>8 Application and Implementation</b> .....	<b>29</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Application Information.....	<b>29</b>
<b>6 Specifications</b> .....	<b>6</b>	8.2 Typical Application.....	<b>30</b>
6.1 Absolute Maximum Ratings.....	<b>6</b>	<b>9 Power Supply Recommendations</b> .....	<b>32</b>
6.2 Storage Conditions.....	<b>6</b>	9.1 Power Supply Power-Up Procedure.....	<b>32</b>
6.3 ESD Ratings.....	<b>7</b>	9.2 Power Supply Power-Down Procedure.....	<b>32</b>
6.4 Recommended Operating Conditions.....	<b>7</b>	9.3 Power Supply Sequencing Requirements.....	<b>33</b>
6.5 Thermal Information.....	<b>10</b>	<b>10 Layout</b> .....	<b>35</b>
6.6 Electrical Characteristics.....	<b>10</b>	10.1 Layout Guidelines.....	<b>35</b>
6.7 Timing Requirements.....	<b>11</b>	10.2 Layout Example.....	<b>35</b>
6.8 Switching Characteristics <sup>(1)</sup> .....	<b>16</b>	<b>11 Device and Documentation Support</b> .....	<b>36</b>
6.9 System Mounting Interface Loads.....	<b>17</b>	11.1 Device Support.....	<b>36</b>
6.10 Micromirror Array Physical Characteristics.....	<b>18</b>	11.2 接收文档更新通知.....	<b>36</b>
6.11 Micromirror Array Optical Characteristics.....	<b>19</b>	11.3 支持资源.....	<b>36</b>
6.12 Window Characteristics.....	<b>20</b>	11.4 Trademarks.....	<b>36</b>
6.13 Chipset Component Usage Specification.....	<b>20</b>	11.5 Electrostatic Discharge Caution.....	<b>37</b>
<b>7 Detailed Description</b> .....	<b>21</b>	11.6 术语表.....	<b>37</b>
7.1 Overview.....	<b>21</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>37</b>
7.2 Functional Block Diagram.....	<b>22</b>		
7.3 Feature Description.....	<b>23</b>		
7.4 Device Functional Modes.....	<b>23</b>		

## 4 修订历史记录

Changes from Revision (October 2018) to Revision A (October 2021)	Page
• 更新了整个文档中的表、图和交叉参考的编号格式.....	<b>1</b>
• Updated  T <sub>DELTA</sub>   MAX from 25°C to 15°C.....	<b>7</b>

## 5 Pin Configuration and Functions

图 5-1. FQP Package 54-Pin CLGA Bottom View




表 5-1. Connector Pins

PIN <sup>(1)</sup>		TYPE	SIGNAL	DATA RATE	DESCRIPTION	PACKAGE NET LENGTH <sup>(2)</sup> (mm)
NAME	NO.					
DATA INPUTS						
D_N(0)	A2	I	SubLVDS	Double	Data, negative	1.96
D_N(1)	A1	I	SubLVDS	Double	Data, negative	1.42
D_N(2)	C1	I	SubLVDS	Double	Data, negative	1.35
D_N(3)	B4	I	SubLVDS	Double	Data, negative	3.36
D_N(4)	F5	I	SubLVDS	Double	Data, negative	4.29
D_N(5)	D4	I	SubLVDS	Double	Data, negative	3.20
D_N(6)	E1	I	SubLVDS	Double	Data, negative	1.76
D_N(7)	F3	I	SubLVDS	Double	Data, negative	2.66
D_P(0)	A3	I	SubLVDS	Double	Data, positive	1.97
D_P(1)	B1	I	SubLVDS	Double	Data, positive	1.49
D_P(2)	C2	I	SubLVDS	Double	Data, positive	1.44
D_P(3)	A4	I	SubLVDS	Double	Data, positive	3.45
D_P(4)	E5	I	SubLVDS	Double	Data, positive	4.32
D_P(5)	D5	I	SubLVDS	Double	Data, positive	3.27
D_P(6)	E2	I	SubLVDS	Double	Data, positive	1.85
D_P(7)	F2	I	SubLVDS	Double	Data, positive	2.75
DCLK_N	C3	I	SubLVDS	Double	Clock, negative	1.94
DCLK_P	D3	I	SubLVDS	Double	Clock, positive	2.02
CONTROL INPUTS						
LS_WDATA	A12	I	LPSDR <sup>(1)</sup>	Single	Write data for low speed interface.	2.16
LS_CLK	B12	I	LPSDR	Single	Clock for low-speed interface.	3.38
DMD_DEN_ARSTZ	B14	I	LPSDR	Single	Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.	0.67
DMD_DEN_ARSTZ	F1	I	LPSDR	Single		14.90

表 5-1. Connector Pins (continued)

PIN <sup>(1)</sup>		TYPE	SIGNAL	DATA RATE	DESCRIPTION	PACKAGE NET LENGTH <sup>(2)</sup> (mm)
NAME	NO.					
LS_RDATA	C13	O	LPSDR	Single	Read data for low-speed interface.	2.44
<b>POWER</b>						
V <sub>BIAS</sub> <sup>(3)</sup>	A15	Power			Supply voltage for positive bias level at micromirrors.	
V <sub>BIAS</sub> <sup>(3)</sup>	A5	Power				
V <sub>OFFSET</sub> <sup>(3)</sup>	F13	Power			Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes.	
V <sub>OFFSET</sub> <sup>(3)</sup>	F4	Power			Supply voltage for offset level at micromirrors.	
V <sub>RESET</sub>	B15	Power			Supply voltage for negative reset level at micromirrors.	
V <sub>RESET</sub>	B5	Power				
V <sub>DD</sub> <sup>(3)</sup>	C15	Power			Supply voltage for LVC MOS core logic. Supply voltage for LPSDR inputs. Supply voltage for normal high level at micromirror address electrodes.	
V <sub>DD</sub>	C5	Power				
V <sub>DD</sub>	D14	Power				
V <sub>DD</sub>	D15	Power				
V <sub>DD</sub>	E14	Power				
V <sub>DD</sub>	E15	Power				
V <sub>DD</sub>	F14	Power				
V <sub>DD</sub>	F15	Power				
V <sub>DDI</sub>	C14	Power			Supply voltage for SubLVDS receivers.	
V <sub>DDI</sub>	C4	Power				
V <sub>DDI</sub>	D13	Power				
V <sub>DDI</sub>	E13	Power				
V <sub>SS</sub>	A13	Ground			Common return. Ground for all power.	
V <sub>SS</sub>	A14	Ground				
V <sub>SS</sub>	B13	Ground				
V <sub>SS</sub>	B2	Ground				
V <sub>SS</sub>	B3	Ground				
V <sub>SS</sub>	C12	Ground				
V <sub>SS</sub>	D1	Ground				
V <sub>SS</sub>	D12	Ground				
V <sub>SS</sub>	D2	Ground				
V <sub>SS</sub>	E12	Ground				
V <sub>SS</sub>	E3	Ground				
V <sub>SS</sub>	E4	Ground				
V <sub>SS</sub>	F12	Ground				

(1) Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR)*. See [JESD209B](#).

(2) Net trace lengths inside the package:  
Relative dielectric constant for the FQP ceramic package is 9.8.  
Propagation speed =  $11.8 / \sqrt{9.8} = 3.769$  in/ns.  
Propagation delay =  $0.265$  ns/inch =  $265$  ps/in =  $10.43$  ps/mm.

(3) The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.

**表 5-2. Test Pads**

NUMBER	SYSTEM BOARD
A6	Do not connect
A7	Do not connect
A8	Do not connect
A9	Do not connect
A10	Do not connect
A11	Do not connect
F6	Do not connect
F7	Do not connect
F8	Do not connect
F9	Do not connect
F10	Do not connect
F11	Do not connect

## 6 Specifications

### 6.1 Absolute Maximum Ratings

see (1)

			MIN	MAX	UNIT
Supply voltage	V <sub>DD</sub>	Supply voltage for LVCMOS core logic <sup>(2)</sup> Supply voltage for LPSDR low speed interface	- 0.5	2.3	V
	V <sub>DDI</sub>	Supply voltage for SubLVDS receivers <sup>(2)</sup>	- 0.5	2.3	V
	V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode <sup>(2) (3)</sup>	- 0.5	11	V
	V <sub>BIAS</sub>	Supply voltage for micromirror electrode <sup>(2)</sup>	- 0.5	19	V
	V <sub>RESET</sub>	Supply voltage for micromirror electrode <sup>(2)</sup>	- 15	0.5	V
	V <sub>DDI</sub> - V <sub>DD</sub>	Supply voltage delta (absolute value) <sup>(4)</sup>		0.3	V
	V <sub>BIAS</sub> - V <sub>OFFSET</sub>	Supply voltage delta (absolute value) <sup>(5)</sup>		11	V
	V <sub>BIAS</sub> - V <sub>RESET</sub>	Supply voltage delta (absolute value) <sup>(6)</sup>		34	V
Input voltage	Input voltage for other inputs LPSDR <sup>(2)</sup>		- 0.5	V <sub>DD</sub> + 0.5	V
	Input voltage for other inputs SubLVDS <sup>(2) (7)</sup>		- 0.5	V <sub>DDI</sub> + 0.5	V
Input pins	V <sub>ID</sub>	SubLVDS input differential voltage (absolute value) <sup>(7)</sup>		810	mV
	I <sub>ID</sub>	SubLVDS input differential current		10	mA
Clock frequency	f <sub>clock</sub>	Clock frequency for low speed interface LS_CLK		130	MHz
	f <sub>clock</sub>	Clock frequency for high speed interface DCLK		620	MHz
Environmental	T <sub>ARRAY</sub> and T <sub>WINDOW</sub>	Temperature - operational <sup>(8)</sup>	- 20	90	°C
		Temperature - non-operational <sup>(8)</sup>	- 40	90	°C
	T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(9)</sup>		30	°C
	T <sub>DP</sub>	Dew Point - operating and non-operating		81	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under [§ 6.4](#). Exposure above or below the [§ 6.4](#) for extended periods may affect device reliability.
- (2) All voltage values are with respect to the ground terminals (V<sub>SS</sub>). The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (3) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>DDI</sub> and V<sub>DD</sub> may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excessive current draw.
- (6) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>RESET</sub> may result in excessive current draw.
- (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (8) The highest temperature of the active array (as calculated by the [§ 7.6](#)) or of any point along the window edge is defined in [图 7-1](#). The location of thermal test point TP2 in [图 7-1](#) is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [图 7-1](#). The window test point TP2 shown in [图 7-1](#) is intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

### 6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
T <sub>DMD</sub>	DMD storage temperature	- 40	85	°C
T <sub>DP</sub>	Average dew point temperature (non-condensing) <sup>(1)</sup>		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) <sup>(2)</sup>	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

- (2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of  $CT_{ELR}$ .

### 6.3 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	NOM	MAX	UNIT
<b>SUPPLY VOLTAGE RANGE<sup>(3)</sup></b>					
$V_{DD}$	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.65	1.8	1.95	V
$V_{DDI}$	Supply voltage for SubLVDS receivers	1.65	1.8	1.95	V
$V_{OFFSET}$	Supply voltage for HVCMOS and micromirror electrode <sup>(4)</sup>	9.5	10	10.5	V
$V_{BIAS}$	Supply voltage for mirror electrode	17.5	18	18.5	V
$V_{RESET}$	Supply voltage for micromirror electrode	- 14.5	- 14	- 13.5	V
$ V_{DDI} - V_{DD} $	Supply voltage delta (absolute value) <sup>(5)</sup>			0.3	V
$ V_{BIAS} - V_{OFFSET} $	Supply voltage delta (absolute value) <sup>(6)</sup>			10.5	V
$ V_{BIAS} - V_{RESET} $	Supply voltage delta (absolute value) <sup>(7)</sup>			33	V
<b>CLOCK FREQUENCY</b>					
$f_{clock}$	Clock frequency for low speed interface LS_CLK <sup>(8)</sup>	108		120	MHz
$f_{clock}$	Clock frequency for high speed interface DCLK <sup>(9)</sup>	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
<b>SUBLVDS INTERFACE<sup>(9)</sup></b>					
$ V_{ID} $	SubLVDS input differential voltage (absolute value). See 图 6-8, 图 6-9	150	250	350	mV
$V_{CM}$	Common mode voltage. See 图 6-8, 图 6-9	700	900	1100	mV
$V_{SUBLVDS}$	SubLVDS voltage. See 图 6-8, 图 6-9	575		1225	mV
$Z_{LINE}$	Line differential impedance (PWB/trace)	90	100	110	$\Omega$
$Z_{IN}$	Internal differential termination resistance. See 图 6-10	80	100	120	$\Omega$
	100- $\Omega$ differential PCB trace	6.35		152.4	mm


## 6.4 Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	NOM	MAX	UNIT
<b>ENVIRONMENTAL</b>					
T <sub>ARRAY</sub>	Array Temperature - long-term operational <sup>(10) (11) (12) (13)</sup>	0	40 to 70 <sup>(12)</sup>		°C
	Array Temperature - short-term operational, 25 hr max <sup>(11) (14)</sup>	-20	- 10		°C
	Array Temperature - short-term operational, 500 hr max <sup>(11) (14)</sup>	-10	0		°C
	Array Temperature - short-term operational, 500 hr max <sup>(11) (14)</sup>	70	75		°C
T <sub>WINDOW</sub>	Window Temperature - operational <sup>(15) (16)</sup>			90	°C
T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(17)</sup>			15	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) <sup>(18)</sup>			24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) <sup>(19)</sup>	28		36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range			6	months
ILL <sub>UV</sub>	Illumination wavelengths < 420 nm <sup>(10)</sup>			0.68	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 420 nm and 700 nm			Thermally Limited	
ILL <sub>IR</sub>	Illumination wavelengths > 700 nm			10	mW/cm <sup>2</sup>
ILL <sub>θ</sub>	Illumination marginal ray angle <sup>(15)</sup>			55	degrees

- (1) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the [§ 6.4](#). No level of performance is implied when operating the device above or below the [§ 6.4](#) limits.
- (2) The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (3) All voltage values are with respect to the ground pins (V<sub>SS</sub>).
- (4) V<sub>OFFSET</sub> supply transients must fall within specified max voltages.
- (5) To prevent excess current, the supply voltage delta |V<sub>DDI</sub> - V<sub>DD</sub>| must be less than the specified limit.
- (6) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> - V<sub>OFFSET</sub>| must be less than the specified limit.
- (7) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> - V<sub>RESET</sub>| must be less than the specified limit.
- (8) LS\_CLK must run as specified to ensure internal DMD timing for reset waveform commands.
- (9) Refer to the SubLVDS timing requirements in [§ 6.7](#).
- (10) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination will reduce device lifetime.
- (11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in [Figure 7-1](#) and the package thermal resistance using [§ 7.6](#).
- (12) Per [Figure 6-1](#), the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to [§ 7.7](#) for a definition of micromirror landed duty cycle.
- (13) Long-term is defined as the usable life of the device.
- (14) Short-term is the total cumulative time over the useful life of the device.
- (15) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including at the pond of micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document and may negatively affect lifetime.
- (16) Window temperature is the highest temperature on the window edge shown in [Figure 7-1](#). The location of thermal test point TP2 in [Figure 7-1](#) is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in [Figure 7-1](#). The window test point TP2 shown in [Figure 7-1](#) is intended to result in the worst-case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (18) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.
- (19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.





**图 6-1. Maximum Recommended Array Temperature - Derating Curve**

## 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DLP230GP	UNIT
		FQP (CLGA)	
		54 PINS	
Thermal resistance	Active area to test point 1 (TP1) <sup>(1)</sup>	13.1	°C/W

- (1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the [§ 6.4](#). The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipated by the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

## 6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
CURRENT						
I <sub>DD</sub>	Supply current: V <sub>DD</sub> <sup>(3) (4)</sup>	V <sub>DD</sub> = 1.95 V			50	mA
		V <sub>DD</sub> = 1.8 V		39		
I <sub>DDI</sub>	Supply current: V <sub>DDI</sub> <sup>(3) (4)</sup>	V <sub>DDI</sub> = 1.95 V			10	mA
		V <sub>DDI</sub> = 1.8 V		9		
I <sub>OFFSET</sub>	Supply current: V <sub>OFFSET</sub> <sup>(5) (6)</sup>	V <sub>OFFSET</sub> = 10.5 V			1.1	mA
		V <sub>OFFSET</sub> = 10 V		1		
I <sub>BIAS</sub>	Supply current: V <sub>BIAS</sub> <sup>(5) (6)</sup>	V <sub>BIAS</sub> = 18.5 V			0.2	mA
		V <sub>BIAS</sub> = 18 V		0.18		
I <sub>RESET</sub>	Supply current: V <sub>RESET</sub> <sup>(6)</sup>	V <sub>RESET</sub> = - 14.5 V			-0.9	mA
		V <sub>RESET</sub> = - 14 V		-0.88		
POWER <sup>(7)</sup>						
P <sub>DD</sub>	Supply power dissipation: V <sub>DD</sub> <sup>(3) (4)</sup>	V <sub>DD</sub> = 1.95 V			97.5	mW
		V <sub>DD</sub> = 1.8 V		70.2		
P <sub>DDI</sub>	Supply power dissipation: V <sub>DDI</sub> <sup>(3) (4)</sup>	V <sub>DDI</sub> = 1.95 V			19.5	mW
		V <sub>DD</sub> = 1.8 V		16.2		
P <sub>OFFSET</sub>	Supply power dissipation: V <sub>OFFSET</sub> <sup>(5) (6)</sup>	V <sub>OFFSET</sub> = 10.5 V			11.55	mW
		V <sub>OFFSET</sub> = 10 V		10		
P <sub>BIAS</sub>	Supply power dissipation: V <sub>BIAS</sub> <sup>(5) (6)</sup>	V <sub>BIAS</sub> = 18.5 V			3.7	mW
		V <sub>BIAS</sub> = 18 V		3.24		
P <sub>RESET</sub>	Supply power dissipation: V <sub>RESET</sub> <sup>(6)</sup>	V <sub>RESET</sub> = - 14.5 V			13.05	mW
		V <sub>RESET</sub> = - 14 V		12.32		
P <sub>TOTAL</sub>	Supply power dissipation: Total			111.96	145.30	mW
LPSDR INPUT <sup>(8)</sup>						
V <sub>IH(DC)</sub>	DC input high voltage <sup>(9)</sup>		0.7 × V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL(DC)</sub>	DC input low voltage <sup>(9)</sup>		- 0.3		0.3 × V <sub>DD</sub>	V
V <sub>IH(AC)</sub>	AC input high voltage <sup>(9)</sup>		0.8 × V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL(AC)</sub>	AC input low voltage <sup>(9)</sup>		- 0.3		0.2 × V <sub>DD</sub>	V
ΔV <sub>T</sub>	Hysteresis ( V <sub>T+</sub> - V <sub>T-</sub> )	图 6-10	0.1 × V <sub>DD</sub>		0.4 × V <sub>DD</sub>	V
I <sub>IL</sub>	Low - level input current	V <sub>DD</sub> = 1.95 V; V <sub>I</sub> = 0 V	- 100			nA
I <sub>IH</sub>	High - level input current	V <sub>DD</sub> = 1.95 V; V <sub>I</sub> = 1.95 V			100	nA
LPSDR OUTPUT <sup>(10)</sup>						
V <sub>OH</sub>	DC output high voltage	I <sub>OH</sub> = - 2 mA	0.8 × V <sub>DD</sub>			V

## 6.6 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	DC output low voltage	I <sub>OL</sub> = 2 mA			0.2 × V <sub>DD</sub>	V
<b>CAPACITANCE</b>						
C <sub>IN</sub>	Input capacitance LPSDR	f = 1 MHz			10	pF
	Input capacitance SubLVDS	f = 1 MHz			20	pF
C <sub>OUT</sub>	Output capacitance	f = 1 MHz			10	pF
C <sub>RESET</sub>	Reset group capacitance	f = 1 MHz; (540 × 120 micromirrors)	90		150	pF

- (1) Device electrical characteristics are over [§ 6.4](#) unless otherwise noted.
- (2) All voltage values are with respect to the ground pins (V<sub>SS</sub>).
- (3) To prevent excess current, the supply voltage delta |V<sub>DDI</sub> - V<sub>DD</sub>| must be less than the specified limit.
- (4) Supply power dissipation based on non-compressed commands and data.
- (5) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> - V<sub>OFFSET</sub>| must be less than the specified limit.
- (6) Supply power dissipation based on 3 global resets in 200 μs.
- (7) The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (8) LPSDR specifications are for pins LS\_CLK and LS\_WDATA.
- (9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low-Power Double Data Rate (LPDDR)* [JESD209B](#).
- (10) LPSDR specification is for pin LS\_RDATA.

## 6.7 Timing Requirements

Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.


			MIN	NOM	MAX	UNIT
<b>LPSDR</b>						
t <sub>r</sub>	Rise slew rate <sup>(1)</sup>	(30% to 80%) × V <sub>DD</sub> , <a href="#">图 6-3</a>	1		3	V/ns
t <sub>f</sub>	Fall slew rate <sup>(1)</sup>	(70% to 20%) × V <sub>DD</sub> , <a href="#">图 6-3</a>	1		3	V/ns
t <sub>r</sub>	Rise slew rate <sup>(2)</sup>	(20% to 80%) × V <sub>DD</sub> , <a href="#">图 6-3</a>	0.25			V/ns
t <sub>f</sub>	Fall slew rate <sup>(2)</sup>	(80% to 20%) × V <sub>DD</sub> , <a href="#">图 6-3</a>	0.25			V/ns
t <sub>c</sub>	Cycle time LS_CLK	<a href="#">图 6-2</a>	7.7	8.3		ns
t <sub>W(H)</sub>	Pulse duration LS_CLK high	50% to 50% reference points, <a href="#">图 6-2</a>	3.1			ns
t <sub>W(L)</sub>	Pulse duration LS_CLK low	50% to 50% reference points, <a href="#">图 6-2</a>	3.1			ns
t <sub>su</sub>	Setup time	LS_WDATA valid before LS_CLK ↑, <a href="#">图 6-2</a>	1.5			ns
t <sub>h</sub>	Hold time	LS_WDATA valid after LS_CLK ↑, <a href="#">图 6-2</a>	1.5			ns
t <sub>WINDOW</sub>	Window time <sup>(1) (3)</sup>	Setup time + hold time, <a href="#">图 6-2</a>	3			ns
t <sub>DERATING</sub>	Window time derating <sup>(1) (3)</sup>	For each 0.25 V/ns reduction in slew rate below 1 V/ns, <a href="#">图 6-5</a>		0.35		ns
<b>SubLVDS</b>						
t <sub>r</sub>	Rise slew rate	20% to 80% reference points, <a href="#">图 6-4</a>	0.7	1		V/ns
t <sub>f</sub>	Fall slew rate	80% to 20% reference points, <a href="#">图 6-4</a>	0.7	1		V/ns
t <sub>c</sub>	Cycle time DCLK	<a href="#">图 6-6</a>	1.79	1.85		ns
t <sub>W(H)</sub>	Pulse duration DCLK high	50% to 50% reference points, <a href="#">图 6-6</a>	0.79			ns
t <sub>W(L)</sub>	Pulse duration DCLK low	50% to 50% reference points, <a href="#">图 6-6</a>	0.79			ns
t <sub>su</sub>	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓, <a href="#">图 6-6</a>				
t <sub>h</sub>	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓, <a href="#">图 6-6</a>				
t <sub>WINDOW</sub>	Window time	Setup time + hold time, <a href="#">图 6-6</a> , <a href="#">图 6-7</a>	0.3			ns

## 6.7 Timing Requirements (continued)

Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.

		MIN	NOM	MAX	UNIT
$t_{\text{LVDS-ENABLE+REFGEN}}$	Power-up receiver <sup>(4)</sup>			2000	ns

- (1) Specification is for LS\_CLK and LS\_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in 图 6-3.
- (2) Specification is for DMD\_DEN\_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in 图 6-3.
- (3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.
- (4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.



Low-speed interface is LPSDR and adheres to the 节 6.6 and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR)* JESD209B.

图 6-2. LPSDR Switching Parameters




图 6-3. LPSDR Input Rise and Fall Slew Rate

Not to Scale




图 6-4. SubLVDS Input Rise and Fall Slew Rate




图 6-5. Window Time Derating Concept

Not to Scale




图 6-6. SubLVDS Switching Parameters


Note: Refer to [7.3.3](#) for details.

图 6-7. High-Speed Training Scan Window







图 6-8. SubLVDS Voltage Parameters




**图 6-9. SubLVDS Waveform Parameters**



**图 6-10. SubLVDS Equivalent Input Circuit**




**图 6-11. LPSDR Input Hysteresis**



**图 6-12. LPSDR Read Out**

## Data Sheet Timing Reference Point



See [§ 7.3.4](#) for more information.

**图 6-13. Test Load Circuit for Output Propagation Measurement**

## 6.8 Switching Characteristics<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PD}$ Output propagation, clock to Q, rising edge of LS_CLK input to LS_RDATA output. See <a href="#">图 6-12</a> .	$C_L = 45 \text{ pF}$			15	ns
Slew rate, LS_RDATA		0.5			V/ns
Output duty cycle distortion, LS_RDATA		40%		60%	

(1) Device electrical characteristics are over [§ 6.4](#) unless otherwise noted.



## 6.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Maximum system mounting interface load to be applied to the:				
• Thermal interface area <sup>(1)</sup>			45	N
• Clamping and electrical interface area <sup>(1)</sup>			100	N

(1) Uniformly distributed within area shown in 图 6-14.




图 6-14. System Interface Loads

## 6.10 Micromirror Array Physical Characteristics

PARAMETER		VALUE	UNIT
Number of active columns	See 图 6-15	960	micromirrors
Number of active rows	See 图 6-15	540	micromirrors
$\epsilon$ Micromirror (pixel) pitch	See 图 6-16	5.4	$\mu\text{m}$
Micromirror active array width	Micromirror pitch $\times$ number of active columns; see 图 6-15	5.184	mm
Micromirror active array height	Micromirror pitch $\times$ number of active rows; see 图 6-15	2.916	mm
Micromirror active border	Pond of micromirror (POM) <sup>(1)</sup>	20	micromirrors/side

- (1) The structure and qualities of the border around the active array include a band of partially functional micromirrors called the POM. These micromirrors are structurally or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.

Not to Scale




图 6-15. Micromirror Array Physical Characteristics




图 6-16. Mirror (Pixel) Pitch

## 6.11 Micromirror Array Optical Characteristics

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt angle	DMD landed state <sup>(1)</sup>		17		degree
Micromirror tilt angle tolerance <sup>(2) (3) (4) (5)</sup>		- 1.4		1.4	degree
Micromirror tilt direction <sup>(6) (7)</sup>	Landed ON state		180		degree
	Landed OFF state		270		
Micromirror crossover time <sup>(8)</sup>	Typical performance		1	3	μs
Micromirror switching time <sup>(9)</sup>	Typical performance	10			
Number of out-of-specification micromirrors <sup>(10)</sup>	Adjacent micromirrors			0	micromirrors
	Non-adjacent micromirrors			10	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON state direction. A binary value of 0 results in a micromirror landing in the OFF state direction.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: Measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states within the specified micromirror switching time.




图 6-17. Landed Pixel Orientation and Tilt

## 6.12 Window Characteristics

PARAMETER <sup>(1)</sup>		MIN	NOM	MAX	UNIT
Window material designation		Corning Eagle XG			
Window refractive index	At wavelength 546.1 nm	1.5119			
Window aperture <sup>(2)</sup>		See <sup>(2)</sup>			
Illumination overfill <sup>(3)</sup>		See <sup>(3)</sup>			
Window transmittance, single-pass through both surfaces and glass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

(1) See [§ 7.5](#) for more information.

(2) See the package mechanical characteristics for details regarding the size and location of the window aperture.

(3) The active area of the DLP230GP device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

## 6.13 Chipset Component Usage Specification

### Note

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

The DLP230GP is a component of one or more DLP® chipsets. Reliable function and operation of the DLP230GP requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.


## 7 Detailed Description

### 7.1 Overview

The DLP230GP is a 0.23-inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 960 columns by 540 rows in a square grid pixel arrangement. The electrical interface is sub low voltage differential signaling (SubLVDS) data.

The DLP230GP is part of the chipset comprised of the DLP230GP DMD, the DLPC3432ZVB display controller, and the DLPA2000/2005/3000 PMIC/LED driver. To ensure reliable operation, the DLP230GP DMD must always be used with the DLPC3432ZVB display controller and the DLPA2000/2005/3000 PMIC/LED drivers.

## 7.2 Functional Block Diagram



A. Details omitted for clarity.

## 7.3 Feature Description

### 7.3.1 Power Interface

The power management IC DLPA2000/2005/3000 contains three regulated DC supplies for the DMD reset circuitry:  $V_{BIAS}$ ,  $V_{RESET}$  and  $V_{OFFSET}$ , as well as the two regulated DC supplies for the DLPC3432ZVB controller.


### 7.3.2 Low-Speed Interface

The low speed interface handles instructions that configure the DMD and control reset operation. LS\_CLK is the low - speed clock, and LS\_WDATA is the low speed data input.

### 7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs with a dedicated clock.

### 7.3.4 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account.  6-13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

## 7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3432ZVB controller. See the DLPC3432ZVB controller data sheet or contact a TI applications engineer.

## 7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

### 7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the ON optical path from any other light path, including undesirable flat - state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display border and/or active area could occur.

### 7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

### 7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

### 7.6 Micromirror Array Temperature Calculation




图 7-1. DMD Thermal Test Points

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test point TP1 in 图 7-1) is provided by the following equations:

$$T_{\text{ARRAY}} = T_{\text{CERAMIC}} + (Q_{\text{ARRAY}} \times R_{\text{ARRAY} - \text{TO} - \text{CERAMIC}})$$

$$Q_{\text{ARRAY}} = Q_{\text{ELECTRICAL}} + Q_{\text{ILLUMINATION}}$$

$$Q_{\text{ILLUMINATION}} = (C_{\text{L2W}} \times \text{SL})$$

where



- $T_{\text{ARRAY}}$  = Computed DMD array temperature ( $^{\circ}\text{C}$ )
- $T_{\text{CERAMIC}}$  = Measured ceramic temperature ( $^{\circ}\text{C}$ ), TP1 location in [图 7-1](#)
- $R_{\text{ARRAY} - \text{TO} - \text{CERAMIC}}$  = Thermal resistance from array to TP1 on ceramic ( $^{\circ}\text{C}/\text{W}$ ) specified in [节 6.5](#)
- $Q_{\text{ARRAY}}$  = Total (electrical + absorbed) DMD power on array (W)
- $Q_{\text{ELECTRICAL}}$  = Nominal DMD electrical power dissipation (W)
- $C_{\text{L2W}}$  = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
- $\text{SL}$  = Measured ANSI screen lumens (lm)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. Nominal electrical power dissipation to use when calculating array temperature is 0.23 W. Absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant  $C_{\text{L2W}}$  is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00266 W/lm.

Sample calculations for typical projection application:

$$T_{\text{CERAMIC}} = 55^{\circ}\text{C} \text{ (measured)}$$

$$\text{SL} = 200 \text{ lm (measured)}$$

$$Q_{\text{ELECTRICAL}} = 0.23 \text{ W}$$

$$C_{\text{L2W}} = 0.00266 \text{ W/lm}$$

$$Q_{\text{ARRAY}} = 0.23 \text{ W} + (0.00266 \text{ W/lm} \times 200 \text{ lm}) = 0.762 \text{ W}$$

$$T_{\text{ARRAY}} = 55^{\circ}\text{C} + (0.762 \text{ W} \times 9^{\circ}\text{C}/\text{W}) = 61.86^{\circ}\text{C}$$

## 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

### 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 100/0100/0 indicates that the referenced pixel is in the ON state 100%100% of the time (and in the OFF state 0%0% of the time), whereas 0/1000/100 would indicate that the pixel is in the OFF state 100% 100% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the usable life of the DMD.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

### 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the usable life of the DMD, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the usable life of the DMD. This is quantified in the de-rating curve shown in 图 6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature that the DMD should be operated at for a given long-term average landed duty cycle.

### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience close to a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel will experience close to a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in 表 7-1.

**表 7-1. Grayscale Value  
and Nominal Landed Duty  
Cycle**

Grayscale Value	Landed Duty Cycle
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where “color cycle time” is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

$$\text{Landed Duty Cycle} = (\text{Red\_Cycle\_}\% \times \text{Red\_Scale\_Value}) + (\text{Green\_Cycle\_}\% \times \text{Green\_Scale\_Value}) + (\text{Blue\_Cycle\_}\% \times \text{Blue\_Scale\_Value}) \quad (1)$$

where

Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_% represent the percentage of the frame time that red, green, and blue are displayed (respectively) to achieve the desired white point.

For example, assuming that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, blue color intensities would be as shown in 表 7-2.

**表 7-2. Example Nominal Landed Duty Cycle for Full-Color Pixels**

Red Cycle Percentage	Green Cycle Percentage	Blue Cycle Percentage
50%	20%	30%


  

Red Scale Value	Green Scale Value	Blue Scale Value	Landed Duty Cycle
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the landed duty cycle is any applied image processing. Within the DLP controller DLPC3432ZVB, the two functions which affect the landed duty cycle are gamma and IntelliBright™.

Gamma is a power function of the form  $\text{Output\_Level} = A \times \text{Input\_Level}^{\text{Gamma}}$ , where A is a scaling factor that is typically set to 1.

In the DLPC3432ZVB controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in 图 7-2.



**图 7-2. Example of Gamma = 2.2**

From [Figure 7-2](#), if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The content adaptive illumination control (CAIC) and local area brightness boost (LABB) of the IntelliBright algorithm also apply transform functions on the gray scale level of each pixel.

But while the amount of gamma applied to every pixel of every frame is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply different amounts of either boost or compression to every pixel of every frame.

Consideration must also be given to any image processing which occurs before the DLPC3432ZVB controller.

## 8 Application and Implementation

---

### Note

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

---

### 8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC3432/3472 controller. The new high tilt pixel in the side-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness-constrained applications. Applications of interest include projection technology embedded in display devices like ultra low-power battery operated mobile accessory projectors, phones, tablets, ultra-mobile low-end Smart TVs, and virtual assistants.

DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005/3000 . Refer to [节 9](#) for power-up and power-down specifications. To ensure reliable operation, the DLP230GP DMD must always be used with the DLPC3432/3472 display controller and a DLPA2000/2005/3000 PMIC/LED driver.

## 8.2 Typical Application

A common application when using a DLP230GP DMD and a DLPC3432/3472 is for creating a pico projector that can be used as an accessory to a smartphone, tablet, or a laptop. The DLPC3432/3472 in the pico projector receives images from a multimedia front end within the product as shown in 图 8-1.




图 8-1. Typical Application Diagram

### 8.2.1 Design Requirements

A pico projector is created by using a DLP chipset comprised of a DLP230GP DMD, a DLPC3432/3472 controller, and a DLPA2000/2005/3000 PMIC/LED driver. The DLPC3432/3472 controller performs the digital image processing, the DLPA2000/2005/3000 provides the needed analog functions for the projector, and the DLP230GP DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chipset, other chips are needed. At a minimum a flash part is needed to store the DLPC3432/3472 controller software.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico projector.

The DLPC3432/3472 controller receives image data from the multimedia front end over a 24-bit parallel interface. An I<sup>2</sup>C interface should be connected from the multimedia front end for sending commands to the DLPC3432/3472 controller for configuring the chipset for different features.

### 8.2.2 Detailed Design Procedure

For instructions on how to connect the DLPC3432/3472 controller, the DLPA2000/2005/3000, and the DLP230GP DMD together, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

### 8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in 图 8-2. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs.




图 8-2. Luminance vs Current

## 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:  $V_{DD}$ ,  $V_{DDI}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$ . All  $V_{SS}$  connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005/3000 devices.

### CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

$V_{DD}$ ,  $V_{DDI}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$  power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the reliability and lifetime of the DMD. Refer to [图 9-2](#).  $V_{SS}$  must also be connected.

### 9.1 Power Supply Power-Up Procedure


- During power-up,  $V_{DD}$  and  $V_{DDI}$  must always start and settle before  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$  voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between  $V_{BIAS}$  and  $V_{OFFSET}$  must be within the specified limit shown in [节 6.4](#). Refer to [图 9-2](#) for power-up delay requirements.
- During power-up, the LPSDR input pins of the DMD shall not be driven high until after  $V_{DD}$  and  $V_{DDI}$  have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of  $V_{RESET}$  with respect to  $V_{OFFSET}$  and  $V_{BIAS}$ . Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in [图 9-1](#).

### 9.2 Power Supply Power-Down Procedure

- The power-down sequence is the reverse order of the previous power-up sequence.  $V_{DD}$  and  $V_{DDI}$  must be supplied until after  $V_{BIAS}$ ,  $V_{RESET}$ , and  $V_{OFFSET}$  are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving  $V_{BIAS}$  prior to  $V_{OFFSET}$ , but it is a strict requirement that the delta between  $V_{BIAS}$  and  $V_{OFFSET}$  must be within the specified limit shown in [节 6.4](#) (Refer to Note 2 for [图 9-1](#)).
- During power-down, the LPSDR input pins of the DMD must be less than  $V_{DDI}$ , the specified limit shown in [节 6.4](#).
- During power-down, there is no requirement for the relative timing of  $V_{RESET}$  with respect to  $V_{OFFSET}$  and  $V_{BIAS}$ .
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in [图 9-1](#).



### 9.3 Power Supply Sequencing Requirements




- Refer to 表 9-1 and 图 9-2 for critical power-up sequence delay requirements.
- To prevent excess current, the supply voltage delta  $|V_{BIAS} - V_{OFFSET}|$  must be less than specified in 节 6.4. OEMs may find that the most reliable way to ensure this is to power  $V_{OFFSET}$  prior to  $V_{BIAS}$  during power-up and to remove  $V_{BIAS}$  prior to  $V_{OFFSET}$  during power-down. Refer to 表 9-1 and 图 9-2 for power-up delay requirements.
- To prevent excess current, the supply voltage delta  $|V_{BIAS} - V_{RESET}|$  must be less than the specified limit shown in 节 6.4.
- When system power is interrupted, the DLP2000/2005/3000 initiates hardware power-down that disables  $V_{BIAS}$ ,  $V_{RESET}$  and  $V_{OFFSET}$  after the micromirror park sequence.
- Drawing is not to scale and details are omitted for clarity.

**图 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)**

表 9-1. Power-Up Sequence Delay Requirement

PARAMETER		MIN	MAX	UNIT
$t_{\text{DELAY}}$	Delay requirement from $V_{\text{OFFSET}}$ power up to $V_{\text{BIAS}}$ power up	2		ms
$V_{\text{OFFSET}}$	Supply voltage level at beginning of power - up sequence delay (see 图 9-2)		6	V
$V_{\text{BIAS}}$	Supply voltage level at end of power - up sequence delay (see 图 9-2)		6	V



Refer to 表 9-1 for  $V_{\text{OFFSET}}$  and  $V_{\text{BIAS}}$  supply voltage levels during power-up sequence delay.

图 9-2. Power-Up Sequence Delay Requirement


## 10 Layout

### 10.1 Layout Guidelines

The DLP230GP DMD is connected to a PCB or a flex circuit using an interposer. For additional layout guidelines regarding length matching, impedance, etc. see the DLPC3432 and DLPC3472 controller datasheet. For a detailed layout example refer to the layout design files. Some layout guidelines for routing to the DLP230GP DMD are:

- Match lengths for the LS\_WDATA and LS\_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer to [Figure 10-1](#).
- Minimum of two 100-nF (25 V) capacitors - one close to  $V_{BIAS}$  pin. Capacitors C4 and C8 in [Figure 10-1](#).
- Minimum of two 100-nF (25 V) capacitors - one close to each  $V_{RST}$  pin. Capacitors C3 and C7 in [Figure 10-1](#).
- Minimum of two 220-nF (25 V) capacitors - one close to each  $V_{OFS}$  pin. Capacitors C5 and C6 in [Figure 10-1](#).
- Minimum of four 100-nF (6.3 V) capacitors - two close to each side of the DMD. Capacitors C1, C2, C9 and C10 in [Figure 10-1](#).

### 10.2 Layout Example



**图 10-1. Power Supply Connections**

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Device Nomenclature




图 11-1. Part Number Description

#### 11.1.2 Device Markings

The device marking includes the legible character string GHJJJK DLP230GPFQP. GHJJJK is the lot trace code. DLP230GPFQP is the abbreviated part number.




图 11-2. DMD Marking

### 11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

**TI E2E™ 支持论坛**是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 11.4 Trademarks

IntelliBright™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of TI.

所有商标均为其各自所有者的财产。

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLP230GPAFQP	ACTIVE	CLGA	FQP	54	100	RoHS & Green	Call TI	N / A for Pkg Type			<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NOTES UNLESS OTHERWISE SPECIFIED:

- 1 DIE PARALLELISM TOLERANCE APPLIES TO DMD ACTIVE ARRAY ONLY.
- 2 ROTATION ANGLE OF DMD ACTIVE ARRAY IS A REFINEMENT OF THE LOCATION TOLERANCE AND HAS A MAXIMUM ALLOWED VALUE OF 0.6 DEGREES.
- 3 BOUNDARY MIRRORS SURROUNDING THE DMD ACTIVE ARRAY.
- 4 NOTCH DIMENSIONS ARE DEFINED BY UPPERMOST LAYERS OF CERAMIC, AS SHOWN IN SECTION A-A.
- 5 ENCAPSULANT TO BE CONTAINED WITHIN DIMENSIONS SHOWN IN VIEW C (SHEET 2). NO ENCAPSULANT IS ALLOWED ON TOP OF THE WINDOW.
- 6 ENCAPSULANT NOT TO EXCEED THE HEIGHT OF THE WINDOW.
- 7 DATUM B IS DEFINED BY A DIA. 2.5 PIN, WITH A FLAT ON THE SIDE FACING TOWARD THE CENTER OF THE ACTIVE ARRAY, AS SHOWN IN VIEW B (SHEET 2).
- 8 WHILE ONLY THE THREE DATUM A TARGET AREAS A1, A2, AND A3 ARE USED FOR MEASUREMENT, ALL 4 CORNERS SHOULD BE CONTACTED, INCLUDING E1, TO SUPPORT MECHANICAL LOADS.


© COPYRIGHT 2017 TEXAS INSTRUMENTS  
UN-PUBLISHED. ALL RIGHTS RESERVED.

REVISIONS			
REV	DESCRIPTION	DATE	BY
A	ECO 2168534: INITIAL RELEASE	9/5/2017	BMH
B	ECO 2168970: CORRECT SUBSTRATE THICKNESS TOL; ENLARGE APERTURE SLIGHTLY	9/15/17	BMH
C	ECO 2186788: ADD APERTURE SLOT PICTORIALY	4/7/2020	BMH



SECTION A-A  
(ROTATED 90°)  
SCALE 20 : 1



		UNLESS OTHERWISE SPECIFIED		DRAWN B. HASKETT		DATE 9/5/2017		 TEXAS INSTRUMENTS <small>Dallas, Texas</small>				TITLE ICD, MECHANICAL, DMD, .23 TRP SERIES 246 (FQP PACKAGE)			
		● DIMENSIONS ARE IN MILLIMETERS		ENGINEER B. HASKETT		9/5/2017									
		● TOLERANCES:		QA/CE P. KONRAD		9/10/2017									
		ANGLES ± 1°		CM J. GRIMMETT		9/6/2017									
		2 PLACE DECIMALS ± 0.25		APPROVED M. DORAK		9/5/2017		SIZE D		DWG NO 2515699		REV C			
		1 PLACE DECIMALS ± 0.50		R. LONG		9/11/2017		SCALE 20:1				SHEET 1 OF 3			
		<del>● DIMENSIONAL LIMITS APPLY BEFORE PROCESSING</del>													
		● INTERPRET DIMENSIONS IN ACCORDANCE WITH ASME Y14.5M-1994													
		<del>● REMOVE ALL BURRS AND SHARP EDGES</del>													
		● PARENTHEITICAL INFORMATION FOR REFERENCE ONLY													
0314DA															
NEXT ASSY		USED ON													
APPLICATION															

8

7

6

5


4

3


DWG NO. 2515699

SH 2


1



VIEW B  
DATUMS A, B, C, AND E  
(FROM SHEET 1)



VIEW C 5  
ENCAPSULANT MAXIMUM X/Y DIMENSIONS  
(FROM SHEET 1)



VIEW D  
ENCAPSULANT MAXIMUM HEIGHT



DRAWN  
B. HASKETT

DATE  
9/5/2017

SIZE  
D



SCALE

DWG NO.  
2515699


REV  
C

SHEET 2 OF 3






DETAIL F  
APERTURE LEFT EDGE  
SCALE 60 : 1



DETAIL G  
APERTURE RIGHT EDGE  
SCALE 60 : 1



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021，德州仪器 (TI) 公司