

SBOS152A – AUGUST 1987 – REVISED OCTOBER 2003

## Precision Gain = 10 DIFFERENTIAL AMPLIFIER

### FEATURES

- ACCURATE GAIN:  $\pm 0.025\%$  max
- HIGH COMMON-MODE REJECTION: 86dB min
- NONLINEARITY: 0.001% max
- EASY TO USE
- PLASTIC 8-PIN DIP, SO-8 SOIC PACKAGES


### APPLICATIONS

- G = 10 DIFFERENTIAL AMPLIFIER
- G = +10 AMPLIFIER
- G = -10 AMPLIFIER
- G = +11 AMPLIFIER
- INSTRUMENTATION AMPLIFIER

### DESCRIPTION

The INA106 is a monolithic Gain = 10 differential amplifier consisting of a precision op amp and on-chip metal film resistors. The resistors are laser trimmed for accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature.

The differential amplifier is the foundation of many commonly used circuits. The INA106 provides this precision circuit function without using an expensive resistor network. The INA106 is available in 8-pin plastic DIP and SO-8 surface-mount packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# SPECIFICATIONS


## ELECTRICAL

At +25°C,  $V_S = \pm 15V$ , unless otherwise specified.

PARAMETER	CONDITIONS	INA106KP, U			UNITS
		MIN	TYP	MAX	
<b>GAIN</b> Initial <sup>(1)</sup> Error vs Temperature Nonlinearity <sup>(2)</sup>			10 0.01 -4 0.0002	0.025   0.001	V/V % ppm/°C %
<b>OUTPUT</b> Related Voltage Rated Current Impedance Current Limit Capacitive Load	$I_O = +20mA, -5mA$ $V_O = 10V$  To Common Stable Operation	10 +20, -5	12  0.01 +40/-10 1000		V mA $\Omega$ mA pF
<b>INPUT</b> Impedance  Voltage Range  Common-Mode Rejection <sup>(3)</sup>	Differential Common-Mode Differential Common-Mode $T_A = T_{MIN}$ to $T_{MAX}$	  $\pm 1$ $\pm 11$ 86	10 110  100		k $\Omega$ k $\Omega$ V V dB
<b>OFFSET VOLTAGE</b> Initial vs Temperature vs Supply vs Time	RTI <sup>(4)</sup>  $\pm V_S = 6V$ to $18V$		50 0.2 1 10	200  10	$\mu V$ $\mu V/^\circ C$ $\mu V/V$ $\mu V/mo$
<b>NOISE VOLTAGE</b> $f_B = 0.01Hz$ to $10Hz$ $f_O = 10kHz$	RTI <sup>(5)</sup>		1 30		$\mu Vp-p$ nV/ $\sqrt{Hz}$
<b>DYNAMIC RESPONSE</b> Small Signal Full Power BW Slew Rate Settling Time: 0.1% 0.01% 0.01%	-3dB $V_O = 20Vp-p$  $V_O = 10V$ Step $V_O = 10V$ Step $V_{CM} = 10V$ Step, $V_{DIFF} = 0V$	30 2	5 50 3 5 10 5		MHz kHz V/ $\mu s$ $\mu s$ $\mu s$ $\mu s$
<b>POWER SUPPLY</b> Rated Voltage Range Quiescent Current	Derated Performance $V_O = 0V$	$\pm 5$	$\pm 15$  $\pm 1.5$	$\pm 18$  $\pm 2$	V V mA
<b>TEMPERATURE RANGE</b> Specification Operation Storage		0 -40 -65		+70 +85 +150	°C °C °C

NOTES: (1) Connected as difference amplifier (see Figure 1). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see "Maintaining CMR" section). (4) Includes effects of amplifiers's input bias and offset currents. (5) Includes effect of amplifier's input current noise and thermal noise contribution of resistor network.

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage .....	±18V
Input Voltage Range .....	±V <sub>S</sub>
Operating Temperature Range: P, U .....	–40°C to +85°C
Storage Temperature Range .....	–40°C to +85°C
Lead Temperature (soldering, 10s): P .....	+300°C
Wave Soldering (3s, max) U .....	+260°C
Output Short Circuit to Common .....	Continuous

NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


## PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

# TYPICAL PERFORMANCE CURVES


At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , unless otherwise noted.

STEP RESPONSE




2μs/div

SMALL SIGNAL RESPONSE  
(No Load)




2μs/div

SMALL SIGNAL RESPONSE  
( $R_{\text{LOAD}} = \infty$ ,  $C_{\text{LOAD}} = 100\text{pF}$ )




2μs/div


TOTAL HARMONIC DISTORTION AND NOISE  
vs FREQUENCY



MAXIMUM  $V_{\text{OUT}}$  vs  $I_{\text{OUT}}$   
(Negative Swing)





MAXIMUM  $V_{\text{OUT}}$  vs  $I_{\text{OUT}}$   
(Positive Swing)



# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , unless otherwise noted.



## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA106. Power supply bypass capacitors should be connected close to the device pins as shown.




FIGURE 1. Basic Power Supply and Signal Connections.

The differential input signal is connected to pins 2 and 3 as shown. The source impedance connected to the inputs must be equal to assure good common-mode rejection. A  $5\Omega$  mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 86dB. If the source has a known source impedance mismatch, an additional resistor in series with one input can be used to preserve good common-mode rejection.

The output is referred to the output reference terminal (pin 1) which is normally grounded. A voltage applied to the

Ref terminal will be summed with the output signal. The source impedance of a signal applied to the Ref terminal should be less than  $10\Omega$  to maintain good common-mode rejection.

Figure 2 shows a voltage applied to pin 1 to trim the offset voltage of the INA106. The known  $100\Omega$  source impedance of the trim circuit is compensated by the  $10\Omega$  resistor in series with pin 3 to maintain good CMR.




FIGURE 2. Offset Adjustment.

Referring to Figure 1, the CMR depends upon the match of the internal  $R_4/R_3$  ratio to the  $R_1/R_2$  ratio. A CMR of 106dB requires resistor matching of 0.005%. To maintain high CMR over temperature, the resistor TCR tracking must be better than  $2\text{ppm}/^\circ\text{C}$ . These accuracies are difficult and expensive to reliably achieve with discrete components.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA106KP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	INA106KP	<a href="#">Samples</a>
INA106U	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR		INA 106U	<a href="#">Samples</a>
INA106U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA 106U	<a href="#">Samples</a>
INA106UE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR		INA 106U	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA106U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA106U/2K5	SOIC	D	8	2500	367.0	367.0	35.0

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA106KP	P	PDIP	8	50	506	13.97	11230	4.32
INA106U	D	SOIC	8	75	506.6	8	3940	4.32
INA106UE4	D	SOIC	8	75	506.6	8	3940	4.32



## PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

## SMALL OUTLINE INTEGRATED CIRCUIT




1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated