











ISO7820, ISO7820F

ZHCSDV2-JULY 2015

# ISO7820 ISO7820F 高性能 8000 V<sub>PK</sub> 增强型双通道数字隔离器

#### 特性

- 信号传输速率: 高达 100Mbps
- 宽电源范围: 2.25V 至 5.5V
- 2.25V 至 5.5V 电平转换
- 宽温度范围: -55°C 至 125°C
- 低功耗,每通道电流典型值为 1.7mA (1Mbps 时)
- 低传播延迟: 典型值 11ns (5V 电源供电时)
- 行业领先的 CMTI: ±100kV/μs
- 优异的电磁兼容性 (EMC)
- 系统级静电放电 (ESD)、瞬态放电 (EFT) 以及抗浪 涌保护
- 低辐射
- 隔离隔栅寿命: > 25 年
- 宽体 (DW) 小外形尺寸集成电路 (SOIC)-16 封装
- 安全及管理批准:中的安全及管理批准列表
  - 8000 V<sub>PK</sub> V<sub>IOTM</sub> 和 2121 V<sub>PK</sub> V<sub>IORM</sub> 增强型隔 离,符合 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 标准
  - 符合 UL 1577 标准且长达 1 分钟的 5.7kV<sub>RMS</sub> 隔离
  - CSA 组件接受通知 5A, IEC 60950-1、IEC 60601-1 和 IEC 61010-1 终端设备标准
  - 符合 GB4943.1-2011 的 CQC 认证

#### 2 应用范围

- 工业自动化
- 电机控制
- 电源
- 太阳能逆变器
- 医疗设备
- 混合动力电动汽车

#### 3 说明

ISO7820 是一款高性能双通道数字隔离器,隔离电压 高达 8000 V<sub>PK</sub>。 该器件已通过符合 VDE、CSA 和 CQC 标准的增强型隔离认证。 在隔离 CMOS 或者 LVCMOS 数字 I/O 时,该隔离器可提供高电磁抗扰度 和低辐射,且具有低功耗特性。 每个隔离通道的逻辑 输入和输出缓冲器均由二氧化硅 (SiO<sub>2</sub>) 绝缘隔栅分离 开来。 ISO7820 具有两个正向通道, 但没有反向通 道。 如果出现输入功率或信号丢失, ISO7820 器件默 认输出"高"电平,ISO7820F 器件默认输出"低"电平。 更多详细信息与隔离式电源一起使用时,此器件可防止 数据总线或者其它电路上的噪音电流进入本地接地,以 及干扰或损坏敏感电路。 凭借创新的芯片设计和布线 技术, ISO7820 的电磁兼容性得到了显著增强, 从而 可确保提供系统级 ESD、EFT 和浪涌保护并符合辐射 标准。 ISO7820 采用 16 引脚 SOIC 宽体 (DW) 封


器件信息(1)

器件型号	封装	封装尺寸 (标称值)					
ISO7820/ ISO7820F	SOIC, DW (16)	10.30mm x 7.50mm					

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

中添加了注释 1 和 2

#### 简化电路原理图



- (1) V<sub>CCI</sub> 和 GNDI 分别是输入通道的电源和接地连接。
- (2) V<sub>CCO</sub> 和 GNDO 分别是输出通道的电源和接地连接。

ZHCSDV2 – JULY 2015 www.ti.com.cn



1	特性1		8.1 Overview	10
2	应用范围1		8.2 Functional Block Diagram	10
3	说明1		8.3 Feature Description	11
4	修订历史记录		8.4 Device Functional Modes	15
5	Pin Configuration and Functions	9	Applications and Implementation	16
5 6	Specifications		9.1 Application Information	16
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	16
	6.2 ESD Ratings	10	Power Supply Recommendations	
	6.3 Recommended Operating Conditions	11	Layout	19
	6.4 Thermal Information		11.1 PCB Material	
	6.5 Power Rating		11.2 Layout Guidelines	
	6.6 Electrical Characteristics, 5 V		11.3 Layout Example	19
	6.7 Electrical Characteristics, 3.3 V	12	器件和文档支持	
	6.8 Electrical Characteristics, 2.5 V		12.1 文档支持	
	6.9 Switching Characteristics, 5 V		12.2 相关链接	
	6.10 Switching Characteristics, 3.3 V		12.3 社区资源	
	6.11 Switching Characteristics, 2.5 V		12.4 商标	
	6.12 Typical Characteristics		12.5 静电放电警告	
7	Parameter Measurement Information		12.6 Glossary	
, 0		13	机械、封装和可订购信息	
O	Detailed Description 10	-	p = p/2 · - 2 · 2 · 2 · 2 · 2 · 2 · 2 · 2 · 2	


## 4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

日期	修订版本	注释
2015 年 7 月	*	最初发布版本。



## **5 Pin Configuration and Functions**



#### **Pin Functions**

PIN				
NAME	NO.	I/O	DESCRIPTION	
NAME	DW			
GND1	1, 7	_	Ground connection for V <sub>CC1</sub>	
GND2	9, 16	_	round connection for V <sub>CC2</sub>	
INA	4	1	Input, channel A	
INB	5	- 1	Input, channel B	
NC	2, 6, 8, 10 ,11, 15	_	Not connected	
OUTA	13	0	Output, channel A	
OUTB	12	0	Output, channel B	
VCC1	3	_	Power supply, V <sub>CC1</sub>	
VCC2	14	_	ower supply, V <sub>CC2</sub>	

# ISTRUMENTS

### Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage <sup>(2)</sup>	V <sub>CC1</sub> , V <sub>CC2</sub>	-0.5	6	V
Voltage	INx, OUTx	-0.5	$V_{CC} + 0.5^{(3)}$	V
Output Current	Io	-15	15	mA
Surge Immunity			12.8	kV
Maximum junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
N/	Flootroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000	V
V <sub>ESD</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

			MIN	TYP	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage		2.25		5.5	V
		$V_{CCO}^{(1)} = 5 \text{ V}$	-4			
I <sub>OH</sub>	High-level output current	$V_{CCO} = 3.3 \text{ V}$	-2			mA
		$V_{CCO} = 2.5 \text{ V}$	-1			
	Low-level output current	$V_{CCO} = 5 V$			4	
I <sub>OL</sub>		$V_{CCO} = 3.3 \text{ V}$			2	mA
		$V_{CCO} = 2.5 \text{ V}$			1	
V <sub>IH</sub>	High-level input voltage		0.7 x V <sub>CCI</sub> <sup>(1)</sup>		$V_{CCI}$	V
$V_{IL}$	Low-level input voltage		0		$0.3 \times V_{\rm CCI}$	V
DR	Signaling rate		0		100	Mbps
T <sub>J</sub>	Junction temperature <sup>(2)</sup>		-55		150	°C
T <sub>A</sub>	Ambient temperature		-55	25	125	°C

 $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ . To maintain the recommended operating conditions for  $T_J$ , see the *Thermal Information* table.



www.ti.com.cn

#### 6.4 Thermal Information

	THERMAL METRIC	DW (16 Pins)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.7	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	47.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	90044
ΨЈТ	Junction-to-top characterization parameter	19.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	48.8	
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	

## 6.5 Power Rating

				UNIT
$P_{D}$	Maximum power dissipation by ISO7820	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_1 = 150^{\circ}\text{C},$	100	
P <sub>D1</sub>	Maximum power dissipation by side-1 of ISO7820	$C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle	20	mW
P <sub>D2</sub>	Maximum power dissipation by side-2 of ISO7820	square wave	80	

## 6.6 Electrical Characteristics, 5 V

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4$ mA; see Figure 7	7	V <sub>CCx</sub> <sup>(1)</sup> - 0.4	V <sub>CCx</sub> - 0.2		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA; see Figure 7			0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis			0.1 x V <sub>CCx</sub> <sup>(1)</sup>			V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCx}^{(1)}$ at INx				10	
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx		-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CCx}^{(1)}$ or 0 V; see Fi	gure 9	70	100		kV/µs
I <sub>CC1</sub>	Cumply gurrant DC Signal	DC signal: V <sub>I</sub> = 0 V (Device	C signal: $V_I = 0 \text{ V (Devices with suffix F)}$ , $V_I = V_{CCI}(Devices \text{ ithout suffix F)}$		0.9	1.3	
I <sub>CC2</sub>	Supply current, DC Signal	without suffix F)			1.2	1.8	
I <sub>CC1</sub>	Cumbic ourrent DC Signal	DC signal: V <sub>I</sub> = V <sub>CCI</sub> (Devi	ices with suffix F) , V <sub>I</sub> = 0 V(Devices		3.2	4.6	
I <sub>CC2</sub>	Supply current, DC Signal	without suffix F)	, , , , ,		1.3	2	
I <sub>CC1</sub>		4.14			2.1	3	mA
I <sub>CC2</sub>	Supply current	1 Mbps	40.0: 4.48.4		1.3	2	
I <sub>CC1</sub>	Complement	40 Mb = -	AC Signal: All channels switching with square wave		2.1	3	
I <sub>CC2</sub>	Supply current	10 Mbps	clock input; C <sub>L</sub> = 15 pF		2.3	3.8	
I <sub>CC1</sub>	Complement	400 Mb			2.7	3.3	
I <sub>CC2</sub>	Supply current	100 Mbps			11.9	15.3	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

# TEXAS INSTRUMENTS

## 6.7 Electrical Characteristics, 3.3 V

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -2 \text{ mA}$ ; see Figure	7	V <sub>CCx</sub> <sup>(1)</sup> - 0.4	V <sub>CCx</sub> - 0.2		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 2 mA; see Figure 7			0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis			0.1 x V <sub>CCx</sub> <sup>(1)</sup>			V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCx}^{(1)}$ at INx				10	
IIL	Low-level input current	V <sub>IL</sub> = 0 V at INx		-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CCx}^{(1)}$ or 0 V; see F	igure 9	70	100		kV/μs
I <sub>CC1</sub>	Committee of the Commit	DC signal: V <sub>I</sub> = 0 V (Devi	C signal: V <sub>I</sub> = 0 V (Devices with suffix F) , V <sub>I</sub> = V <sub>CCI</sub> (Devices		0.9	1.3	
I <sub>CC2</sub>	Supply current, DC Signal	without suffix F)	7 7 9 9 9 1		1.2	1.8	
I <sub>CC1</sub>	Supply surrent DC Signal	DC signal: V <sub>I</sub> = V <sub>CCI</sub> (Dev	rices with suffix F) , V <sub>I</sub> = 0 V(Devices		3.2	4.6	
I <sub>CC2</sub>	Supply current, DC Signal	without suffix F)			1.3	2	
I <sub>CC1</sub>	Cupply ourrent	4 Mhna			2.1	3	mA
I <sub>CC2</sub>	Supply current	1 Mbps	AC Signal, All shannels		1.3	2	
I <sub>CC1</sub>	Cupply ourrent	40 Mhna	AC Signal: All channels switching with square wave clock input;		2.1	3	
I <sub>CC2</sub>	Supply current	10 Mbps			2.3	3.8	
I <sub>CC1</sub>	Supply surrent	C <sub>L</sub> = 15 pF		2.5	3.2		
I <sub>CC2</sub>	Supply current	roo waps			8.9	11.5	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

## 6.8 Electrical Characteristics, 2.5 V

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA; see Figure 7		V <sub>CCx</sub> <sup>(1)</sup> - 0.4	V <sub>CCx</sub> - 0.2		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA; see Figure 7			0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis			0.1 x V <sub>CCx</sub> <sup>(1)</sup>			V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCx}^{(1)}$ at INx				10	
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx		-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CCx}^{(1)}$ or 0 V; see Figure	V <sub>I</sub> = V <sub>CCx</sub> <sup>(1)</sup> or 0 V; see Figure 9		100		kV/μs
I <sub>CC1</sub>	Supply surrent DC Signal	DC signal: V <sub>I</sub> = 0 V (Devices	DC signal: $V_1 = 0 \text{ V}$ (Devices with suffix F), $V_1 = V_{CCI}$ (Devices		0.9	1.3	
I <sub>CC2</sub>	Supply current, DC Signal	without suffix F)			1.2	1.8	
I <sub>CC1</sub>	Supply surrent DC Signal	DC signal: V <sub>I</sub> = V <sub>CCI</sub> (Devices	with suffix F) , V <sub>I</sub> = 0 V(Devices		3.2	4.6	
I <sub>CC2</sub>	Supply current, DC Signal	without suffix F)			1.3	2	
I <sub>CC1</sub>	Complex company	4 Mb = -			2.1	3	mA
I <sub>CC2</sub>	Supply current	1 Mbps	AC Circult All about the		1.3	2	
I <sub>CC1</sub>	Complex company	40 Mb	AC Signal: All channels switching with square wave		2.1	3	
I <sub>CC2</sub>	Supply current	10 Mbps	clock input;		1.8	2.7	
I <sub>CC1</sub>	Committee and the committee of the commi	400 Mb = -	C <sub>L</sub> = 15 pF		2.4	3.2	
I <sub>CC2</sub>	Supply current	100 Mbps			7	9.1	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

## 6.9 Switching Characteristics, 5 V

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

- CC1 - CC2							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH},t_{PHL}$	Propagation delay time	See Figure 7	6	10.7	16		
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7		0.6	4.6	ns	
t <sub>sk(pp)</sub> (2)	Part-to-part skew time				4.5	ns	
t <sub>r</sub>	Output signal rise time	See Figure 7		2.4	3.9	no	
t <sub>f</sub>	Output signal fall time	See Figure 7		2.4	3.9	ns	
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 8		0.2	9	μs	
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> - 1 PRBS data at 100 Mbps		1		ns	

<sup>(1)</sup> Also known as Pulse Skew.

### 6.10 Switching Characteristics, 3.3 V

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH},t_{PHL}$	Propagation delay time	Con Figure 7	6	10.8	16	
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7		0.7	4.7	ns
t <sub>sk(pp)</sub> (2)	Part-to-part skew time				4.5	
t <sub>r</sub>	Output signal rise time	Con Figure 7		1.3	3	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		1.3	3	
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 8		0.2	9	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> - 1 PRBS data at 100 Mbps		1		ns

<sup>(1)</sup> Also known as Pulse Skew.

#### 6.11 Switching Characteristics, 2.5 V

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 7	7.5	11.7	17.5	
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7		0.7	4.7	ns
t <sub>sk(pp)</sub> (2)	Part-to-part skew time				4.5	
t <sub>r</sub>	Output signal rise time	See Figure 7		1.8	3.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		1.8	3.5	
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 8		0.2	9	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> - 1 PRBS data at 100 Mbps		1		ns

<sup>(1)</sup> Also known as Pulse Skew.


<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

www.ti.com.cn


## 6.12 Typical Characteristics






www.ti.com.cn

#### **Parameter Measurement Information**




- The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \le 3$ ns,  $Z_O = 50 \Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- $C_L$  = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 7. Switching Characteristics Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 8. Default Output Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 9. Common-Mode Transient Immunity Test Circuit

#### 8 Detailed Description

#### 8.1 Overview

ISO7820 employs an ON-OFF Keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. These devices also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 10, shows a functional block diagram of a typical channel.

#### 8.2 Functional Block Diagram




Figure 10. Conceptual Block Diagram of a Digital Capacitive Isolator

Also a conceptual detail of how the ON/OFF Keying scheme works is shown in Figure 11.




Figure 11. On-Off Keying (OOK) Based Modulation Scheme

ZHCSDV2-JULY 2015 www.ti.com.cn

#### 8.3 Feature Description

ISO7820 is available in two channel configurations and default output state options to enable a variety of application uses.

PRODUCT	CHANNEL DIRECTION	RATED ISOLATION	MAX DATA RATE	DEFAULT OUTPUT
ISO7820	2 Forward, 0 Reverse	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	High
ISO7820F	2 Forward, 0 Reverse	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	Low

<sup>(1)</sup> See the Regulatory Information section for detailed isolation ratings.

#### 8.3.1 High Voltage Feature Description

#### 8.3.1.1 Package Insulation and Safety-Related Specifications

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	DW-16	8			mm
L(I02) <sup>(1)</sup>	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface		8			mm
СТІ	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A		600			V
В	location registance input to output(2)	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C		10 <sup>12</sup>			Ω
R <sub>IO</sub>	Isolation resistance, input to output <sup>(2)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ max		10 <sup>11</sup>			Ω
C <sub>IO</sub>	Barrier capacitance, input to output (2)	$V_{IO} = 0.4 \text{ x sin } (2\pi\text{ft}), f = 1 \text{ MHz}$			2		рF
C <sub>I</sub>	Input capacitance (3)	$V_I = V_{CC}/2 + 0.4 \text{ x sin } (2\pi \text{ft}), \text{ f} = 1 \text{ MHz},$	V <sub>CC</sub> = 5 V		2		pF

Per JEDEC package dimensions.

#### **NOTE**

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

All pins on each side of the barrier tied together creating a two-terminal device.

Measured from input pin to ground.

# TEXAS INSTRUMENTS

#### 8.3.1.2 Insulation Characteristics

	PARAMETER <sup>(1)</sup>	TEST CONDITIONS	SPECIFICATION	UNIT
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	μm
V	Movimum inclution working valtage	Time dependent dialectric breakdown (TDDR) test	1500	V <sub>RMS</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage	Time dependent dielectric breakdown (TDDB) test	2121	$V_{DC}$
DIN V VI	DE V 0884-10 (VDE V 0884-10):2006-12			
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (qualification) t= 1 sec (100% production)	8000	V <sub>PK</sub>
$V_{IOSM}$	Maximum surge isolation voltage	Test method per IEC 60065, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.6 \text{ x } V_{IOSM} = 12800 \text{ V}_{PK}$ (qualification)	8000	$V_{PK}$
$V_{IORM}$	Maximum repetitive peak isolation voltage		2121	$V_{PK}$
		Method a, After Input/Output safety test subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> x 1.2, t = 10 s, Partial discharge < 5 pC	2545	
$V_{PR}$	Input-to-output test voltage	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10$ s, Partial Discharge $< 5$ pC	3394	V <sub>PK</sub>
		Method b1,After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.875$ , t = 1 s (100% Production test) Partial discharge < 5 pC	3977	
R <sub>S</sub>	Isolation resistance	$V_{IO}$ = 500 V at $T_S$	>10 <sup>9</sup>	Ω
	Pollution degree		2	
UL 1577				
V <sub>ISO</sub>	Withstanding isolation voltage	$\begin{array}{l} V_{TEST}=V_{ISO}=5700~V_{RMS},~t=60~sec\\ (qualification);\\ V_{TEST}=1.2~x~V_{ISO}=6840~V_{RMS}~,~t=1~sec~(100\%\\ production) \end{array}$	5700	V <sub>RMS</sub>

<sup>(1)</sup> Climatic Classification 55/125/21

## 8.3.1.3 IEC 60664-1 Ratings Table

PARAMETER		TEST CONDITIONS	SPECIFICATION
Basic isolation group		Material group	I
Installation algorification	DW pookogo	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–IV
Installation classification DW package		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–III



www.ti.com.cn

## 8.3.1.4 Regulatory Information

DW package certifications are complete.

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 61010-1, and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1- 2011
Reinforced insulation Maximum transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> ; Maximum surge isolation voltage, 8000 V <sub>PK</sub>	Reinforced insulation per CSA 61010-1-12 and IEC 61010-1 3rd Ed., 300 $V_{RMS}$ max working voltage;  Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 $V_{RMS}$ max working voltage (pollution degree 2, material group I);  2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 $V_{RMS}$ (354 $V_{PK}$ ) max working voltage	Single protection, 5700 V <sub>RMS</sub> <sup>(1)</sup>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716

<sup>(1)</sup> Production tested  $\geq$  6840 V<sub>RMS</sub> for 1 second in accordance with UL 1577.




#### 8.3.1.5 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{\theta JA} = 84.7^{\circ}C/W, V_I = 5.5 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			268	
I <sub>S</sub> (DW-16)	Safety input, output, or supply current for DW-16 package	$R_{\theta JA} = 84.7^{\circ}C/W, V_I = 3.6 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			410	mA
	ourion for DVV to puolage	$R_{\theta JA} = 84.7^{\circ}C/W, V_I = 2.75 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$		537		
P <sub>S</sub>	Safety input, output, or total power	$R_{\theta JA} = 84.7^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			1476	mW
T <sub>S</sub>	Maximum case temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Informationis that of a device installed on a High-K test board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



**DW-16 Package** 




Figure 13. Thermal Derating Curve for Safety Limiting Power per VDE

www.ti.com.cn ZHCSDV2-JULY 2015

#### 8.4 Device Functional Modes

ISO7820DW functional modes are shown in Table 1.

Table 1. ISO7820DW Function Table (1)

V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT (OUTx)	COMMENTS
		Н	Н	Normal Operation:
PU	PU	L	L	A channel output assumes the logic state of its input.
1.0	P0		Default	Default mode: When INx is open, the corresponding channel output goes to its default high logic state. Default= High for ISO7820 and Low for ISO7820F.
PD	PU	x	Default	Default mode: When $V_{\text{CCI}}$ is unpowered, a channel output assumes the logic state based on the selected default option.Default= High for ISO7820 and Low for ISO7820F. When $V_{\text{CCI}}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When $V_{\text{CCI}}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
х	PD	Х	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(3)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of its input

- $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \ge 2.25$  V); PD = Powered down ( $V_{CC} \le 1.7$  V); X = Irrelevant; H = High level; L = Low level A strongly driven input signal can weakly power the floating  $V_{CC}$  via an internal protection diode and cause undetermined output. The outputs are in undetermined state when 1.7 V <  $V_{CCI}$ ,  $V_{CCO} < 2.25$  V.

#### 8.4.1 Device I/O Schematics




Figure 14. Device I/O Schematics

## 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The ISO7821 is a high-performance, dual-channel digital isolator with 5.7 kV $_{RMS}$  isolation voltage. It utilizes single-ended CMOS-logic switching technology. Its supply voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

#### 9.2 Typical Application

ISO7820DW can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4-20 mA current loop.




Figure 15. Isolated 4-20 mA Current Loop

## 9.2.1 Design Requirements

For the ISO7820, use the parameters shown in Table 2.

**Table 2. Design Parameters** 

PARAMETER	VALUE
Supply voltage	2.25 V to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF



#### 9.2.2 Detailed Design Procedure

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7820 only needs two external bypass capacitors to operate.




Figure 16. Typical ISO7820DW Circuit Hook-up

#### 9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7820 incorporate many chip-level design improvements for overall system robustness. Some of these improvements include:

- · Robust ESD protection for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

#### 9.2.3 Application Performance Curve

Typical eye diagram of ISO7820 indicate low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 17. Eye Diagram at 100 Mbps PRBS, 5 V and 25°C

## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1  $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 datasheet (SLLSEA0) .



### 11 Layout

#### 11.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

#### 11.2 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 18). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide,

#### 11.3 Layout Example




Figure 18. Layout Example

# TEXAS INSTRUMENTS

#### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

请参见隔离术语表 (SLLA353)

#### 12.2 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 3. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
ISO7820	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ISO7820F	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

#### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 商标

E2E is a trademark of Texas Instruments.

#### 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2015, 德州仪器半导体技术(上海)有限公司





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ISO7820DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7820	Samples
ISO7820DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7820	Samples
ISO7820DWW	ACTIVE	SOIC	DWW	16	45	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7820	Samples
ISO7820DWWR	ACTIVE	SOIC	DWW	16	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7820	Samples
ISO7820FDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7820F	Samples
ISO7820FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7820F	Samples
ISO7820FDWW	ACTIVE	SOIC	DWW	16	45	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7820F	Samples
ISO7820FDWWR	ACTIVE	SOIC	DWW	16	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7820F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司