

LMK1D121x 低附加抖动 LVDS 缓冲器

1 特性

- 高性能 LVDS 时钟缓冲器系列：高达 2GHz
 - 2:12 差分缓冲器 (LMK1D1212)
 - 2:16 差分缓冲器 (LMK1D1216)
- 电源电压：1.71V 至 3.465V
- 低附加抖动：156.25MHz 下小于 12kHz 至 20MHz 范围内的 60fs RMS 最大值
 - 超低相位本底噪声：-164dBc/Hz (典型值)
- 超低传播延迟：< 575ps (最大值)
- 输出延迟：20ps (最大值)
- 高摆幅 LVDS (升压模式)：500mV VOD (典型值, AMP_SEL 设置为 1 时)
- 通用输入接受 LVDS、LVPECL、LVCMOS、HCSL 和 CML 信号电平
- LVDS 基准电压 (V_{AC_REF}) 适用于容性耦合输入
- 工业温度范围：-40°C 至 105°C
- 采用封装
 - LMK1D1212：6mm × 6mm 40 引脚 VQFN (RHA)
 - LMK1D1216：7mm × 7mm 48 引脚 VQFN (RGZ)

2 应用

- 电信及网络
- 医疗成像
- 测试和测量
- 无线基础设施
- 专业音频、视频和标牌

3 说明

LMK1D1212 时钟缓冲器通过超小延迟，将两个中的任一可选时钟输入 (IN0 和 IN1) 分配给 12 对差分 LVDS 时钟输出 (OUT0 至 OUT11)。类似地，LMK1D1216 将分配 16 对差分 LVDS 时钟输出 (OUT0 至 OUT15)。LMK1D121x 系列可接受两个时钟源传入一个输入多路复用器。输入可以为 LVDS、LVPECL、LP-HCSL、HCSL、CML 或 LVCMOS。

LMK1D121x 专为驱动 50 Ω 传输线路而设计。在单端模式下驱动输入时，对未使用的负输入引脚施加适当的偏置电压 (请参阅图 8-6)。


IN_SEL 引脚用于选择要发送到输出的输入。如果该引脚保持开路，该引脚将禁用输出 (静态低电平)。该器件支持失效防护功能。该器件还整合了输入迟滞，可防止在没有输入信号的情况下输出随机振荡。

该器件可在 1.8V、2.5V 或 3.3V 电源环境下工作，额定温度范围是 -40°C 至 105°C (环境温度)。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸 (标称值)
LMK1D1212	VQFN (40)	6.00mm × 6.00mm
LMK1D1216	VQFN (48)	7.00mm × 7.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



应用示例



Table of Contents

1 特性	1	8.4 Device Functional Modes.....	14
2 应用	1	9 Application and Implementation	17
3 说明	1	9.1 Application Information.....	17
4 Revision History	2	9.2 Typical Application.....	17
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	21
6 Specifications	5	11 Layout	22
6.1 Absolute Maximum Ratings.....	5	11.1 Layout Guidelines.....	22
6.2 ESD Ratings.....	5	11.2 Layout Examples.....	22
6.3 Recommended Operating Conditions.....	5	12 Device and Documentation Support	23
6.4 Thermal Information.....	6	12.1 Documentation Support.....	23
6.5 Electrical Characteristics.....	6	12.2 接收文档更新通知.....	23
6.6 Typical Characteristics.....	9	12.3 支持资源.....	23
7 Parameter Measurement Information	11	12.4 Trademarks.....	23
8 Detailed Description	13	12.5 Electrostatic Discharge Caution.....	23
8.1 Overview.....	13	12.6 术语表.....	23
8.2 Functional Block Diagram.....	13	13 Mechanical, Packaging, and Orderable Information	23
8.3 Feature Description.....	13		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
October 2021	*	Initial Release

5 Pin Configuration and Functions




图 5-1. LMK1D1212: RHA Package 40-Pin VQFN Top View




图 5-2. LMK1D1216: RGZ Package 48-Pin VQFN Top View

表 5-1. Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	LMK1D1212	LMK1D1216		
DIFFERENTIAL/SINGLE-ENDED CLOCK INPUT				
IN0_P	8	9	I	Primary: Differential input pair or single-ended input
IN0_N	9	10		
IN1_P	2	3	I	Secondary: Differential input pair or single-ended input. Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.
IN1_N	3	4		
INPUT SELECT				
IN_SEL	1	2	I	Input Selection with an internal 500-k Ω pullup and 320-k Ω pulldown resistor; selects input port. See 表 8-2.
AMPLITUDE SELECT				
AMP_SEL	10	11	I	Output amplitude swing select with an internal 500-k Ω pullup and 320-k Ω pulldown. See 表 8-3.
BIAS VOLTAGE OUTPUT				
VAC_REF0	7	8	O	Bias voltage output for capacitive coupled inputs. If used, TI recommends using a 0.1- μ F capacitor to GND on this pin.
VAC_REF1	4	5		
DIFFERENTIAL CLOCK OUTPUT				
OUT0_P	12	14	O	Differential LVDS output pair number 0
OUT0_N	13	15		
OUT1_P	14	16	O	Differential LVDS output pair number 1
OUT1_N	15	17		
OUT2_P	16	18	O	Differential LVDS output pair number 2
OUT2_N	17	19		

表 5-1. Pin Functions (continued)

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION
	LMK1D1212	LMK1D1216		
OUT3_P	18	20	O	Differential LVDS output pair number 3
OUT3_N	19	21		
OUT4_P	22	22	O	Differential LVDS output pair number 4
OUT4_N	23	23		
OUT5_P	24	25	O	Differential LVDS output pair number 5
OUT5_N	25	26		
OUT6_P	26	27	O	Differential LVDS output pair number 6
OUT6_N	27	28		
OUT7_P	28	29	O	Differential LVDS output pair number 7
OUT7_N	29	30		
OUT8_P	32	31	O	Differential LVDS output pair number 8
OUT8_N	33	32		
OUT9_P	34	33	O	Differential LVDS output pair number 9
OUT9_N	35	34		
OUT10_P	36	35	O	Differential LVDS output pair number 10
OUT10_N	37	36		
OUT11_P	38	38	O	Differential LVDS output pair number 11
OUT11_N	39	39		
OUT12_P	—	40	O	Differential LVDS output pair number 12
OUT12_N	—	41		
OUT13_P	—	42	O	Differential LVDS output pair number 13
OUT13_N	—	43		
OUT14_P	—	44	O	Differential LVDS output pair number 14
OUT14_N	—	45		
OUT15_P	—	46	O	Differential LVDS output pair number 15
OUT15_N	—	47		
SUPPLY VOLTAGE				
V _{DD}	5, 6, 11, 20, 31, 40	6, 7, 13, 24, 37, 48	P	Device power supply (1.8 V, 2.5 V, or 3.3 V)
GROUND				
GND	21, 30	1, 12	G	Ground
MISC				
DAP	DAP	DAP	G	Die Attach Pad. Connect to the printed circuit board (PCB) ground plane for heat dissipation.

(1) G = Ground, I = Input, O = Output, P = Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	- 0.3	3.6	V
V _{IN}	Input voltage	- 0.3	3.6	V
V _O	Output voltage	- 0.3	V _{DD} + 0.3	V
I _{IN}	Input current	- 20	20	mA
I _O	Continuous output current	- 50	50	mA
T _J	Junction temperature		135	°C
T _{stg}	Storage temperature ⁽²⁾	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Device unpowered

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{DD}	Core supply voltage	3.3-V supply	3.135	3.3	3.465	V
		2.5-V supply	2.375	2.5	2.625	
		1.8-V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90 % of V _{DD})	0.1		20	ms
T _A	Operating free-air temperature		- 40		105	°C
T _J	Operating junction temperature		- 40		135	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMK1D1212	LMK1D1216	UNIT
		RHA (VQFN)	RGZ (VQFN)	
		40 PINS	48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30.3	30.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	21.6	21.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.1	12.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.4	0.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	13	12.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.5	4.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$V_{DD} = 1.8 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$. Typical values are at $V_{DD} = 1.8 \text{ V}$, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY CHARACTERISTICS						
I_{DDSTAT}	Core supply current, static (LMK1D1212)	All outputs enabled and unterminated, $f = 0 \text{ Hz}$		65		mA
I_{DDSTAT}	Core supply current, static (LMK1D1216)	All outputs enabled and unterminated, $f = 0 \text{ Hz}$		70		mA
I_{DD100M}	Core supply current (LMK1D1212)	All outputs enabled, $R_L = 100 \Omega$, $f = 100 \text{ MHz}$		105	130	mA
I_{DD100M}	Core supply current (LMK1D1216)	All outputs enabled, $R_L = 100 \Omega$, $f = 100 \text{ MHz}$		120	150	mA
IN_SEL/AMP_SEL CONTROL INPUT CHARACTERISTICS (Applies to $V_{DD} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$ and $3.3 \text{ V} \pm 5\%$)						
V_{dI3}	Tri-state input	Open		$0.4 \times V_{CC}$		V
V_{IH}	Input high voltage	Minimum input voltage for a logical "1" state in table 1	$0.7 \times V_{CC}$		$V_{CC} + 0.3$	V
V_{IL}	Input low voltage	Maximum input voltage for a logical "0" state in table 1	-0.3		$0.3 \times V_{CC}$	V
I_{IH}	Input high current	V_{DD} can be 1.8V, 2.5V, or 3.3V with $V_{IH} = V_{DD}$			30	uA
I_{IL}	Input low current	V_{DD} can be 1.8V, 2.5V, or 3.3V with $V_{IH} = V_{DD}$	-30			uA
$R_{pull-up}$	Input pullup resistor			500		k Ω
$R_{pull-down}$	Input pulldown resistor			320		k Ω
SINGLE-ENDED LVCMOS/LVTTL CLOCK INPUT (Applies to $V_{DD} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$ and $3.3 \text{ V} \pm 5\%$)						
f_{IN}	Input frequency	Clock input	DC		250	MHz
V_{IN_S-E}	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dV_{IN}/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
I_{IH}	Input high current	$V_{DD} = 3.465 \text{ V}$, $V_{IH} = 3.465 \text{ V}$			60	uA
I_{IL}	Input low current	$V_{DD} = 3.465 \text{ V}$, $V_{IL} = 0 \text{ V}$	-30			uA
C_{IN_SE}	Input capacitance	at 25°C		3.5		pF
DIFFERENTIAL CLOCK INPUT (Applies to $V_{DD} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$ and $3.3 \text{ V} \pm 5\%$)						
f_{IN}	Input frequency	Clock input			2	GHz
$V_{IN_DIFF(p-p)}$	Differential input voltage peak-to-peak { $2 \times (V_{INP} - V_{INN})$ }	$V_{ICM} = 1 \text{ V}$ ($V_{DD} = 1.8 \text{ V}$)	0.3		2.4	V_{PP}
		$V_{ICM} = 1.25 \text{ V}$ ($V_{DD} = 2.5 \text{ V}/3.3 \text{ V}$)	0.3		2.4	

$V_{DD} = 1.8 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$. Typical values are at $V_{DD} = 1.8 \text{ V}$, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ICM}	Input common-mode voltage	$V_{IN,DIFF(P-P)} > 0.4 \text{ V}$ ($V_{DD} = 1.8 \text{ V}/2.5 \text{ V}/3.3 \text{ V}$)	0.25		2.3	V
I_{IH}	Input high current	$V_{DD} = 3.465 \text{ V}$, $V_{INP} = 2.4 \text{ V}$, $V_{INN} = 1.2 \text{ V}$			30	μA
I_{IL}	Input low current	$V_{DD} = 3.465 \text{ V}$, $V_{INP} = 0 \text{ V}$, $V_{INN} = 1.2 \text{ V}$	- 30			μA
$C_{IN,SE}$	Input capacitance (Single-ended)	at 25°C		3.5		pF
LVDS DC OUTPUT CHARACTERISTICS						
$ V_{OD} $	Differential output voltage magnitude $ V_{OUTP} - V_{OUTN} $	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$	250	350	450	mV
$ V_{OD} $	Differential output voltage magnitude $ V_{OUTP} - V_{OUTN} $	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$, $AMP_SEL = 1$	400	500	650	mV
ΔV_{OD}	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$	- 15		15	mV
ΔV_{OD}	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$, $AMP_SEL = 1$	- 20		20	mV
$V_{OC(SS)}$	Steady-state, common-mode output voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$ ($V_{DD} = 1.8 \text{ V}$)	1		1.2	V
		$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$ ($V_{DD} = 2.5 \text{ V}/3.3 \text{ V}$)	1.1		1.375	
$V_{OC(SS)}$	Steady-state, common-mode output voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$ ($V_{DD} = 1.8 \text{ V}$), $AMP_SEL = 1$	0.8		1.05	V
		$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$ ($V_{DD} = 2.5 \text{ V}/3.3 \text{ V}$), $AMP_SEL = 1$	0.9		1.15	
$\Delta V_{OC(SS)}$	Change in steady-state, common-mode output voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$	- 15		15	mV
$\Delta V_{OC(SS)}$	Change in steady-state, common-mode output voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$, $AMP_SEL = 1$	- 20		20	mV
LVDS AC OUTPUT CHARACTERISTICS						
V_{ring}	Output overshoot and undershoot	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$, $f_{OUT} = 491.52 \text{ MHz}$	- 0.1		0.1	V_{OD}
V_{OS}	Output AC common-mode voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$		50	100	mV_{pp}
V_{OS}	Output AC common-mode voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$, $AMP_SEL = 1$		75	150	mV_{pp}
I_{OS}	Short-circuit output current (differential)	$V_{OUTP} = V_{OUTN}$	- 12		12	mA
$I_{OS(cm)}$	Short-circuit output current (common-mode)	$V_{OUTP} = V_{OUTN} = 0$	- 24		24	mA
t_{PD}	Propagation delay	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}$, $R_{LOAD} = 100 \Omega$ (1)	0.3		0.575	ns
$t_{SK,O}$	Output skew	Skew between outputs with the same load conditions (12 and 16 channels) (2)			20	ps
$t_{SK,PP}$	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			200	ps
$t_{SK,P}$	Pulse skew	50% duty cycle input, crossing point-to-crossing-point distortion (3)	- 20		20	ps

$V_{DD} = 1.8\text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$. Typical values are at $V_{DD} = 1.8\text{ V}$, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{RJIT(ADD)}$	Random additive Jitter (rms)	$f_{IN} = 156.25\text{ MHz}$ with 50% duty-cycle, Input slew rate = 1.5V/ns , Integration range = 12 kHz to 20 MHz, with output load $R_{LOAD} = 100\ \Omega$		45	60	fs, RMS
Phase noise	Phase Noise for a carrier frequency of 156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns with output load $R_{LOAD} = 100\ \Omega$	$PN_{1\text{kHz}}$		-143		dBc/Hz
		$PN_{10\text{kHz}}$		-150		
		$PN_{100\text{kHz}}$		-157		
		$PN_{1\text{MHz}}$		-160		
		PN_{floor}		-164		
MUX_{ISO}	Mux Isolation	$f_{IN} = 156.25\text{ MHz}$. The difference in power level at f_{IN} when the selected clock is active and the unselected clock is static versus when the selected clock is inactive and the unselected clock is active.		80		dB
ODC	Output duty cycle	With 50% duty cycle input	45		55	%
t_R/t_F	Output rise and fall time	20% to 80% with $R_{LOAD} = 100\ \Omega$			300	ps
t_R/t_F	Output rise and fall time	20% to 80% with $R_{LOAD} = 100\ \Omega$ (AMP_SEL = 1)			300	ps
V_{AC_REF}	Reference output voltage	$V_{DD} = 2.5\text{ V}$, $I_{LOAD} = 100\ \mu\text{A}$	0.9	1.25	1.375	V
POWER SUPPLY NOISE REJECTION (PSNR) $V_{DD} = 2.5\text{ V} / 3.3\text{ V}$						
PSNR	Power Supply Noise Rejection ($f_{\text{carrier}} = 156.25\text{ MHz}$)	10 kHz, 100 mVpp ripple injected on V_{DD}		-70		dBc
		1 MHz, 100 mVpp ripple injected on V_{DD}		-50		

- (1) Measured between single-ended/differential input crossing point to the differential output crossing point.
- (2) For the dual bank devices, the inputs are phase aligned and have 50% duty cycle.
- (3) Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

6.6 Typical Characteristics

图 6-1 and 图 6-2 capture the variation of the LMK1D1216 current consumption with input frequency, supply voltage, and AMP_SEL. The LMK1D1212 follows a similar trend. 图 6-3 and 图 6-4 show the variation of the differential output voltage (VOD) swept across frequency for AMP_SEL = 0 and AMP_SEL = 1. This result is applicable to LMK1D1212 as well.




图 6-1. LMK1D1216 Current Consumption vs. Frequency, AMP_SEL = 0




图 6-2. LMK1D1216 Current Consumption vs. Frequency, AMP_SEL = 1

6.6 Typical Characteristics

图 6-1 和 图 6-2 捕捉 LMK1D1216 的电流消耗随输入频率、供电电压和 AMP_SEL 的变化。LMK1D1212 遵循类似趋势。图 6-3 和 图 6-4 显示差分输出电压 (VOD) 随频率变化的结果，适用于 AMP_SEL = 0 和 AMP_SEL = 1。此结果适用于 LMK1D1212 也是如此。




图 6-3. LMK1D1216 VOD vs. Frequency, AMP_SEL = 0




图 6-4. LMK1D1216 VOD vs. Frequency, AMP_SEL = 1

7 Parameter Measurement Information




图 7-1. LVDS Output DC Configuration During Device Test




图 7-2. LVDS Output AC Configuration During Device Test




图 7-3. DC-Coupled LVCMOS Input During Device Test





图 7-4. Output Voltage and Rise/Fall Time



- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} ($n = 0, 1, 2, \dots, 7$)
- B. Part-to-part skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} across multiple devices ($n = 0, 1, 2, \dots, 7$)

图 7-5. Output Skew and Part-to-Part Skew




图 7-6. Output Overshoot and Undershoot




图 7-7. Output AC Common Mode


8 Detailed Description

8.1 Overview

The LMK1D121x LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two 50- Ω lines is 100 Ω between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D121x, AC coupling must be used. If the LVDS receiver has internal 100- Ω termination, external termination must be omitted.

8.2 Functional Block Diagram



8.3 Feature Description

The LMK1D121x is a low additive jitter LVDS fan-out buffer that can generate up to 12 (LMK1D1212) or 16 (LMK1D1216) copies of two selectable LVPECL, LVDS, LP-HCSL, HCSL, or LVCMOS inputs. The LMK1D121x can accept reference clock frequencies up to 2 GHz while providing low output skew.

表 8-1 lists the LMK1D1212 and LMK1D1216 outputs divided into two banks.

表 8-1. Output Bank

Bank	LMK1D1212	LMK1D1216
0	OUT0 to OUT5	OUT0 to OUT7
1	OUT6 to OUT11	OUT8 to OUT15

Apart from providing a very low additive jitter and low output skew, the LMK1D121x has an input select pin (IN_SEL) and an output amplitude control pin (AMP_SEL).

8.3.1 Fail-Safe Input and Hysteresis

The LMK1D121x family of devices is designed to support fail-safe input operation feature. This feature allows the user to drive the device inputs before V_{DD} is applied without damaging the device. Refer to 节 6 for more information on the maximum input supported by the device. User should note that incorporating the fail-safe inputs also results in a slight increase in clock input pin capacitance.

The device also incorporates an input hysteresis which prevents random oscillation in absence of an input signal. Furthermore, this feature allows the input pins to be left open.

8.3.2 Input Mux

The LMK1D121x family of devices has a 2:1 input mux. This feature allows the user to select between the two clock inputs using the IN_SEL pin and fan out the input to the outputs. More information on the input selection is provided in the next section.

8.4 Device Functional Modes

The two inputs of the LMK1D121x are internally muxed together and can be selected through the control pin (see 表 8-2). Unused inputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the LMK1D121x to provide greater system flexibility.

表 8-2. Input Selection

IN_SEL	ACTIVE CLOCK INPUT
0	IN0_P, IN0_N
1	IN1_P, IN1_N
Open	None ⁽¹⁾

(1) The input buffers are disabled and the outputs are static.

The output amplitude of the banks of the LMK1D121x can be selected through the amplitude selection pin (see 表 8-3). The higher output amplitude mode (boosted swing LVDS mode) can be used in applications which require higher amplitude either for better noise performance (higher slew rate) or if the receiver has swing requirements which the standard LVDS swing cannot meet.

表 8-3. Amplitude Selection

AMP_SEL	OUTPUT AMPLITUDE (mV)
0	Bank 0: boosted LVDS swing (500 mV) Bank 1: standard LVDS swing (350 mV)
OPEN	Bank 0: standard LVDS swing (350 mV) Bank 1: standard LVDS swing (350 mV)
1	Bank 0: boosted LVDS swing (500 mV) Bank 1: boosted LVDS swing (500 mV)

8.4.1 LVDS Output Termination

TI recommends unused outputs to be terminated differentially with a 100- Ω resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.

The LMK1D121x can be connected to LVDS receiver inputs with DC and AC coupling as shown in 图 8-1 and 图 8-2, respectively.




图 8-1. Output DC Termination




图 8-2. Output AC Termination (With the Receiver Internally Biased)

8.4.2 Input Termination

The LMK1D121x inputs can be interfaced with LVDS, LVPECL, LP-HCSL, HCSL, CML, or LVCMOS drivers.

LVDS drivers can be connected to LMK1D121x inputs with DC and AC coupling as shown 图 8-3 and 图 8-4, respectively.




图 8-3. LVDS Clock Driver Connected to LMK1D121x Input (DC-Coupled)




图 8-4. LVDS Clock Driver Connected to LMK1D121x Input (AC-Coupled)

图 8-5 shows how to connect LVPECL inputs to the LMK1D121x. The series resistors are required to reduce the LVPECL signal swing if the signal swing is $>1.6 V_{PP}$.




图 8-5. LVPECL Clock Driver Connected to LMK1D121x Input

图 8-6 shows how to couple a LVCMOS clock input to the LMK1D121x directly.




图 8-6. 1.8-V, 2.5-V, or 3.3-V LVCMOS Clock Driver Connected to LMK1D121x Input

For unused input, TI recommends grounding both input pins (INP, INN) using 1-k Ω resistors.

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LMK1D121x is a low additive jitter universal to LVDS fan-out buffer with 2 selectable inputs. The small package size, low output skew, and low additive jitter make for a flexible device in demanding applications.

9.2 Typical Application




图 9-1. Fan-Out Buffer for Line Card Application

9.2.1 Design Requirements

The LMK1D121x shown in [Figure 9-1](#) is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. 0.1- μ F capacitors are used to reduce noise on both V_{AC_REF} and $SECRET_N$. Either input signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC coupling with an LVDS driver such as the LMK1D121x. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D121x. Again, no additional components are required.
- The FPGA requires external AC coupling, but has internal termination. 0.1- μ F capacitors are placed to provide AC coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling capacitors.
- Unused outputs of the LMK1D121x device are terminated differentially with a 100- Ω resistor for optimum performance.

9.2.2 Detailed Design Procedure

See [Input Termination](#) for proper input terminations, dependent on single-ended or differential inputs.

See [LVDS Output Termination](#) for output termination schemes depending on the receiver application.


TI recommends unused outputs to be terminated differentially with a 100- Ω resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.

In this example, the PHY, ASIC, FPGA, and CPU require different schemes. Power-supply filtering and bypassing is critical for low-noise applications.

See [Power Supply Recommendations](#) for recommended filtering techniques. A reference layout is provided in [Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board](#) (SCAU043).

9.2.3 Application Curves

This section shows the low additive noise for the LMK1D1216. The low noise 156.25-MHz source with 25-fs RMS jitter, shown in 图 9-2, drives the LMK1D1216, resulting in 46.9-fs RMS when integrated from 12 kHz to 20 MHz (图 9-3). The resultant additive jitter is a low 39.7-fs RMS for this configuration. Note that this result applies to the LMK1D1212 device as well.



Note: Reference signal is a low-noise Rhode and Schwarz SMA100B

图 9-2. LMK1D1216 Reference Phase Noise, 156.25 MHz, 25-fs RMS (12 kHz to 20 MHz)




图 9-3. LMK1D1216 Output Phase Noise, 156.25 MHz, 46.9-fs RMS (12 kHz to 20 MHz)

10 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1- μF) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver. These ferrite beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

图 10-1 shows this recommended power-supply decoupling method.




图 10-1. Power Supply Decoupling

11 Layout

11.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. [图 11-1](#) and [图 11-2](#) show the recommended top layer and via patterns for the 40-pin package (LMK1D1212).

11.2 Layout Examples




图 11-1. PCB layout example for LMK1D1212, Top Layer




图 11-2. PCB Layout Example for LMK1D1212, GND Layer

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board user's guide](#)
- Texas Instruments, [Power Consumption of LVPECL and LVDS Analog design journal](#)
- Texas Instruments, [Using Thermal Calculation Tools for Analog Components application report](#)

12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK1D1212RHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1212	Samples
LMK1D1212RHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1212	Samples
LMK1D1216RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216	Samples
LMK1D1216RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1212RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMK1D1212RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMK1D1216RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
LMK1D1216RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1212RHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
LMK1D1212RHAT	VQFN	RHA	40	250	210.0	185.0	35.0
LMK1D1216RGZR	VQFN	RGZ	48	2500	367.0	367.0	35.0
LMK1D1216RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RHA 40

VQFN - 1 mm max height



6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225870/A



4219052/A 06/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHA0040B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:12X



SOLDER MASK DETAILS

4219052/A 06/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RHA0040B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:
72% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:12X

4219052/A 06/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


GENERIC PACKAGE VIEW

RGZ 48

VQFN - 1 mm max height

7 x 7, 0.5 mm pitch


PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224671/A


RGZ0048B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司