



MSP430F22x2 汽车 混合信号微控制器

1 特性

- 符合汽车应用要求
- 低电源电压范围: 1.8V 至 3.6V
- 超低功耗
 - 激活模式: 270 μ A (在 1MHz 频率和 2.2V 电压条件下)
 - 待机模式: 0.7 μ A
 - 关闭模式 (RAM 保持): 0.1 μ A
- 可在不到 1 μ s 的时间里超快速地从待机模式唤醒
- 16 位精简指令集 (RISC) 架构, 62.5ns 指令周期时间
- 基本时钟模块配置
 - 高达 16MHz 的内部频率并具有 4 个精度为 $\pm 1\%$ 的校准频率
 - 内部超低功耗低频振荡器
 - 32kHz 晶振
 - 高达 16MHz 的高频 (HF) 晶振
 - 谐振器
 - 外部数字时钟源
 - 外部电阻器
- 具有 3 个捕获/比较寄存器的 16 位 Timer_A
- 具有 3 个捕获/比较寄存器的 16 位 Timer_B
- 通用串行通信接口 (USCI)
 - 支持自动波特率检测的增强型通用异步收发器 (UART)(LIN)
 - IrDA 编码器和解码器
 - 同步 SPI
 - I²C
- 具有内部基准、采样和保持、自动扫描和数据传输控制器的 10 位 200ksps 模数转换器 (ADC)
- 欠压检测器
- 串行板上编程、无需外部编程电压、由安全熔丝实现的可编程代码保护
- 引导加载程序 (BSL)
- 片上仿真模块
- 系列产品
 - MSP430F2252
 - 16KB + 256B 闪存存储器
 - 512B RAM

- MSP430F2272
 - 32KB + 256B 闪存存储器
 - 1KB RAM

- 采用 40 引脚四方扁平无引线 (QFN) 封装 (RHA)
- 要获得完整的模块说明, 请参见《MSP430x2xx 系列产品用户指南》(文献编号: SLAU144)

2 应用范围

- 模拟传感器系统
- 射频 (RF) 传感器前端
- 电源管理系统
- LIN 节点

3 说明

德州仪器 (TI) 的 MSP430™ 超低功耗微控制器系列提供多种器件型号, 针对不同应用提供不同的外设配置。这种架构与 5 种低功耗模式相组合, 专为在便携式测量应用中延长电池使用寿命而优化。该器件具有一个强大的 16 位 RISC CPU, 16 位寄存器和有助于获得最大编码效率的常数发生器。此数控振荡器 (DCO) 可使器件在不到 1 μ s 的时间内实现从低功耗模式唤醒至激活模式。

MSP430F22x2 系列是一款超低功耗混合信号微控制器, 此微控制器具有两个内置的 16 位定时器, 一个通用串行通信接口 (USCI), 一个具有集成基准和数据传输控制器 (DTC) 的 10 位模数转换器 (ADC), 以及 32 个 I/O 引脚。

典型应用包括传感器系统, 此类系统负责捕获模拟信号, 将之转换为数字值, 随后对数据进行处理以进行显示或传送至一个主机系统。独立射频 (RF) 传感器前端是另外一个应用领域。

器件信息⁽¹⁾

订货编号	封装 (引脚)	封装尺寸
MSP430F2272TRHARQ1	RHA (40)	6mm x 6mm
MSP430F2252TRHARQ1	RHA (40)	6mm x 6mm

(1) 要获得最新的部件、封装和订购信息, 请参阅本文档末尾的封装选项附录, 或者浏览 TI 网站 www.ti.com。



4 功能方框图




图 1. 功能方框图

目录

1	特性	1	8.22	Typical Characteristics - DCO Clock Wakeup Time From LPM3, LPM4	32
2	应用范围	1	8.23	DCO With External Resistor R_{OSC}	33
3	说明	1	8.24	Typical Characteristics - DCO With External Resistor R_{OSC}	33
4	功能方框图	2	8.25	Crystal Oscillator LFXT1, Low-Frequency Mode	34
5	修订历史记录	4	8.26	Internal Very-Low-Power Low-Frequency Oscillator (VLO)	34
6	Terminal Configuration and Functions	5	8.27	Crystal Oscillator LFXT1, High-Frequency Mode	35
6.1	40-Pin RHA Package (Top View)	5	8.28	Typical Characteristics - LFXT1 Oscillator in HF Mode (XTS = 1)	36
6.2	Terminal Functions	6	8.29	Timer_A	36
7	Detailed Description	9	8.30	Timer_B	36
7.1	CPU	9	8.31	USCI (UART Mode)	37
7.2	Instruction Set	9	8.32	USCI (SPI Master Mode)	37
7.3	Operating Modes	10	8.33	USCI (SPI Slave Mode)	37
7.4	Interrupt Vector Addresses	11	8.34	USCI (I2C Mode)	40
7.5	Special Function Registers	12	8.35	10-Bit ADC, Power Supply and Input Range Conditions	41
7.6	Memory Organization	13	8.36	10-Bit ADC, Built-In Voltage Reference	42
7.7	Bootstrap Loader (BSL)	13	8.37	10-Bit ADC, External Reference	43
7.8	Flash Memory	13	8.38	10-Bit ADC, Timing Parameters	43
7.9	Peripherals	14	8.39	10-Bit ADC, Linearity Parameters	44
7.10	Oscillator and System Clock	14	8.40	10-Bit ADC, Temperature Sensor and Built-In V_{MID}	44
7.11	Brownout	14	8.41	Flash Memory	45
7.12	Digital I/O	14	8.42	RAM	45
7.13	Watchdog Timer (WDT+)	14	8.43	JTAG and Spy-Bi-Wire Interface	46
7.14	Timer_A3	15	8.44	JTAG Fuse	46
7.15	Timer_B3	16	9	I/O Port Schematics	47
7.16	Universal Serial Communications Interface (USCI)	16	9.1	Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger	47
7.17	ADC10	16	9.2	Port P1 Pin Schematic: P1.4 to P1.6, Input/Output With Schmitt Trigger and In-System Access Features	48
7.18	Peripheral File Map	17	9.3	Port P1 Pin Schematic: P1.7, Input/Output With Schmitt Trigger and In-System Access Features	49
8	Specifications	20	9.4	Port P2 Pin Schematic: P2.0, P2.2, Input/Output With Schmitt Trigger	50
8.1	Absolute Maximum Ratings	20	9.5	Port P2 Pin Schematic: P2.1, Input/Output With Schmitt Trigger	51
8.2	Handling Ratings	20	9.6	Port P2 Pin Schematic: P2.3, Input/Output With Schmitt Trigger	52
8.3	Recommended Operating Conditions	20	9.7	Port P2 Pin Schematic: P2.4, Input/Output With Schmitt Trigger	53
8.4	Active Mode Supply Current (into $DV_{CC} + AV_{CC}$) Excluding External Current	21	9.8	Port P2 Pin Schematic: P2.5, Input/Output With Schmitt Trigger and External $ROSC$ for DCO	54
8.5	Typical Characteristics - Active-Mode Supply Current (Into $DV_{CC} + AV_{CC}$)	21	9.9	Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger and Crystal Oscillator Input	55
8.6	Low-Power-Mode Supply Currents (Into V_{CC}) Excluding External Current	22	9.10	Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger and Crystal Oscillator Output	56
8.7	Schmitt-Trigger Inputs (Ports P1, P2, P3, P4, and RST/NMI)	23	9.11	Port P3 Pin Schematic: P3.0, Input/Output With Schmitt Trigger	57
8.8	Inputs (Ports P1, P2)	23	9.12	Port P3 Pin Schematic: P3.1 to P3.5, Input/Output With Schmitt Trigger	58
8.9	Leakage Current (Ports P1, P2, P3, and P4)	23	9.13	Port P3 Pin Schematic: P3.6 to P3.7, Input/Output With Schmitt Trigger	59
8.10	Outputs (Ports P1, P2, P3, and P4)	24	9.14	Port P4 Pin Schematic: P4.0 to P4.2, Input/Output With Schmitt Trigger	60
8.11	Output Frequency (Ports P1, P2, P3, and P4)	24	9.15	Port P4 Pin Schematic: P4.3 to P4.4, Input/Output With Schmitt Trigger	61
8.12	Typical Characteristics - Outputs	25			
8.13	POR and BOR	26			
8.14	Main DCO Characteristics	28			
8.15	DCO Frequency	28			
8.16	Calibrated DCO Frequencies - Tolerance at Calibration	29			
8.17	Calibrated DCO Frequencies - Tolerance Over Temperature 0°C to 85°C	29			
8.18	Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}	30			
8.19	Calibrated DCO Frequencies - Overall Tolerance	30			
8.20	Typical Characteristics - Calibrated 1-MHz DCO Frequency	31			
8.21	Wakeup From Lower-Power Modes (LPM3/4)	32			

9.16 Port P4 Pin Schematic: P4.5, Input/Output With Schmitt Trigger.....	63	10.1 器件支持	67
9.17 Port P4 Pin Schematic: P4.6, Input/Output With Schmitt Trigger.....	64	10.2 文档支持	68
9.18 Port P4 Pin Schematic: P4.7, Input/Output With Schmitt Trigger.....	65	10.3 相关链接	69
9.19 JTAG Fuse Check Mode.....	66	10.4 Community Resources.....	69
10 器件和文档支持	67	10.5 Trademarks	69
		10.6 Electrostatic Discharge Caution.....	69
		10.7 Glossary	69
		11 机械封装和可订购信息	69


5 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

文献编号	概要
SLAS770	产品预览发布
SLAS770A	生产数据发布
SLAS770B	在整篇文档内更改格式和文档结构。 已添加 器件和文档支持 和 机械封装和可订购信息。 已删除 MSP430D2232。

6 Terminal Configuration and Functions

6.1 40-Pin RHA Package (Top View)



6.2 Terminal Functions

Table 1. Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO. RHA		
P1.0/TACLK/ADC10CLK	29	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ADC10, conversion clock
P1.1/TA0	30	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: OUT0 output BSL transmit
P1.2/TA1	31	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: OUT1 output
P1.3/TA2	32	I/O	General-purpose digital I/O pin Timer_A, capture: CCI2A input, compare: OUT2 output
P1.4/SMCLK/TCK	33	I/O	General-purpose digital I/O pin SMCLK signal output Test Clock input for device programming and test
P1.5/TA0/TMS	34	I/O	General-purpose digital I/O pin Timer_A, compare: OUT0 output Test Mode Select input for device programming and test
P1.6/TA1/TDI/TCLK	35	I/O	General-purpose digital I/O pin Timer_A, compare: OUT1 output Test Data Input or Test Clock Input for programming and test
P1.7/TA2/TDO/TDI ⁽¹⁾	36	I/O	General-purpose digital I/O pin Timer_A, compare: OUT2 output Test Data Output or Test Data Input for programming and test
P2.0/ACLK/A0	6	I/O	General-purpose digital I/O pin ACLK output ADC10, analog input A0
P2.1/TAINCLK/SMCLK/A1	7	I/O	General-purpose digital I/O pin Timer_A, clock signal at INCLK SMCLK signal output ADC10, analog input A1
P2.2/TA0/A2	8	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0B input/BSL receive, compare: OUT0 output ADC10, analog input A2
P2.3/TA1/A3/V _{REF-} /V _{eREF-}	27	I/O	General-purpose digital I/O pin Timer_A, capture CCI1B input, compare: OUT1 output ADC10, analog input A3 Negative reference voltage input
P2.4/TA2/A4/V _{REF+} /V _{eREF+}	28	I/O	General-purpose digital I/O pin Timer_A, compare: OUT2 output ADC10, analog input A4 Positive reference voltage output or input
P2.5/R _{OSC}	40	I/O	General-purpose digital I/O pin Input for external DCO resistor to define DCO frequency

(1) TDO or TDI is selected via JTAG instruction.

Terminal Functions (continued)

Table 1. Terminal Functions (continued)

TERMINAL		I/O	DESCRIPTION
NAME	NO. RHA		
XIN/P2.6	3	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin
XOUT/P2.7	2	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin ⁽²⁾
P3.0/UCB0STE/UCA0CLK/A5	9	I/O	General-purpose digital I/O pin USCI_B0 slave transmit enable USCI_A0 clock input/output ADC10, analog input A5
P3.1/UCB0SIMO/UCB0SDA	10	I/O	General-purpose digital I/O pin USCI_B0 SPI mode: slave in/master out USCI_B0 I2C mode: SDA I2C data
P3.2/UCB0SOMI/UCB0SCL	11	I/O	General-purpose digital I/O pin USCI_B0 SPI mode: slave out/master in USCI_B0 I2C mode: SCL I2C clock
P3.3/UCB0CLK/UCA0STE	12	I/O	General-purpose digital I/O pin USCI_B0 clock input/output USCI_A0 slave transmit enable
P3.4/UCA0TXD/UCA0SIMO	23	I/O	General-purpose digital I/O pin USCI_A0 UART mode: transmit data output USCI_A0 SPI mode: slave in/master out
P3.5/UCA0RXD/UCA0SOMI	24	I/O	General-purpose digital I/O pin USCI_A0 UART mode: receive data input USCI_A0 SPI mode: slave out/master in
P3.6/A6	25	I/O	General-purpose digital I/O pin ADC10 analog input A6
P3.7/A7	26	I/O	General-purpose digital I/O pin ADC10 analog input A7
P4.0/TB0	15	I/O	General-purpose digital I/O pin Timer_B, capture: CCI0A input, compare: OUT0 output
P4.1/TB1	16	I/O	General-purpose digital I/O pin Timer_B, capture: CCI1A input, compare: OUT1 output
P4.2/TB2	17	I/O	General-purpose digital I/O pin Timer_B, capture: CCI2A input, compare: OUT2 output
P4.3/TB0/A12	18	I/O	General-purpose digital I/O pin Timer_B, capture: CCI0B input, compare: OUT0 output ADC10 analog input A12
P4.4/TB1/A13	19	I/O	General-purpose digital I/O pin Timer_B, capture: CCI1B input, compare: OUT1 output ADC10 analog input A13
P4.5/TB2/A14	20	I/O	General-purpose digital I/O pin Timer_B, compare: OUT2 output ADC10 analog input A14

(2) If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.

Terminal Functions (continued)**Table 1. Terminal Functions (continued)**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
	RHA		
P4.6/TBOUTH/A15	21	I/O	General-purpose digital I/O pin Timer_B, switch all TB0 to TB3 outputs to high impedance ADC10 analog input A15
P4.7/TBCLK	22	I/O	General-purpose digital I/O pin Timer_B, clock signal TBCLK input
$\overline{\text{RST}}$ /NMI/SBWTIO	5	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test
TEST/SBWTCK	37	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test
DV _{CC}	38, 39		Digital supply voltage
AV _{CC}	14		Analog supply voltage
DV _{SS}	1, 4		Digital ground reference
AV _{SS}	13		Analog ground reference
QFN Pad	Pad	NA	QFN package pad; connection to DV _{SS} recommended.

7 Detailed Description

7.1 CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

7.2 Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. [Table 2](#) shows examples of the three types of instruction formats; [Table 3](#) shows the address modes.

Instruction Set (continued)

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 2. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, unconditional/conditional	JNE	Jump-on-equal bit = 0

Table 3. Address Mode Descriptions

ADDRESS MODE	S (1)	D (2)	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	$R10 \rightarrow R11$
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	✓	✓	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$
Immediate	✓		MOV #X,TONI	MOV #45,TONI	$\#45 \rightarrow M(TONI)$

(1) S = source

(2) D = destination

7.3 Operating Modes

The MSP430 microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 (LPM0)
 - CPU is disabled.
 - ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled.
 - DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
 - CPU is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator remains enabled.
 - ACLK remains active.
- Low-power mode 3 (LPM3)
 - CPU is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - ACLK remains active.
- Low-power mode 4 (LPM4)
 - CPU is disabled.
 - ACLK is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - Crystal oscillator is stopped.

7.4 Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

Table 4. Interrupt Vector Addresses

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	30
Timer_B3	TBCCR0 CCIFG ⁽⁴⁾	maskable	0FFFAh	29
Timer_B3	TBCCR1 and TBCCR2 CCIFGs, TBIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
			0FFF6h	27
Watchdog Timer	WDTIFG	maskable	0FFF4h	26
Timer_A3	TACCR0 CCIFG (see Note 3)	maskable	0FFF2h	25
Timer_A3	TACCR1 CCIFG TACCR2 CCIFG TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF0h	24
USCI_A0/USCI_B0 Receive	UCA0RXIFG, UCB0RXIFG ⁽²⁾	maskable	0FFEEh	23
USCI_A0/USCI_B0 Transmit	UCA0TXIFG, UCB0TXIFG ⁽²⁾	maskable	0FFECCh	22
ADC10	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
⁽⁵⁾			0FFDEh	15
⁽⁶⁾			0FFDCh to 0FFC0h	14 to 0, lowest

- (1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address range.
- (2) Multiple source flags
- (3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.
- (4) Interrupt flags are located in the module.
- (5) This location is used as bootstrap loader security key (BSLSKEY). A 0AA55h at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.
- (6) The interrupt vectors at addresses 0FFDCh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

7.5 Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

rw	Bit can be read and written.
rw-0, 1	Bit can be read and written. It is Reset or Set by PUC.
rw-(0), (1)	Bit can be read and written. It is Reset or Set by POR.
	SFR bit is not present in device.

Table 5. Interrupt Enable 1

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE	Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.
OFIE	Oscillator fault interrupt enable
NMIIE	(Non)maskable interrupt enable
ACCVIE	Flash access violation interrupt enable

Table 6. Interrupt Enable 2

Address	7	6	5	4	3	2	1	0
01h					UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
					rw-0	rw-0	rw-0	rw-0

UCA0RXIE	USCI_A0 receive-interrupt enable
UCA0TXIE	USCI_A0 transmit-interrupt enable
UCB0RXIE	USCI_B0 receive-interrupt enable
UCB0TXIE	USCI_B0 transmit-interrupt enable

Table 7. Interrupt Flag Register 1

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG	Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V _{CC} power-up or a reset condition at $\overline{RST}/NMI$ pin in reset mode.
OFIFG	Flag set on oscillator fault
RSTIFG	External reset interrupt flag. Set on a reset condition at $\overline{RST}/NMI$ pin in reset mode. Reset on V _{CC} power up.
PORIFG	Power-on reset interrupt flag. Set on V _{CC} power up.
NMIIFG	Set via $\overline{RST}/NMI$ pin

Table 8. Interrupt Flag Register 2

Address	7	6	5	4	3	2	1	0
03h					UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
					rw-1	rw-0	rw-1	rw-0

UCA0RXIFG	USCI_A0 receive-interrupt flag
UCA0TXIFG	USCI_A0 transmit-interrupt flag
UCB0RXIFG	USCI_B0 receive-interrupt flag
UCB0TXIFG	USCI_B0 transmit-interrupt flag

7.6 Memory Organization

Table 9. Memory Organization

		MSP430F2252	MSP430F2272
Memory Main: interrupt vector Main: code memory	Size Flash Flash	16KB Flash 0FFFFh-0FFC0h 0FFFFh-0C000h	32KB Flash 0FFFFh-0FFC0h 0FFFFh-08000h
Information memory	Size Flash	256 Byte 010FFh-01000h	256 Byte 010FFh-01000h
Boot memory	Size ROM	1KB 0FFFh-0C00h	1KB 0FFFh-0C00h
RAM	Size	512 Byte 03FFh-0200h	1KB 05FFh-0200h
Peripherals	16-bit 8-bit 8-bit SFR	01FFh-0100h 0FFh-010h 0Fh-00h	01FFh-0100h 0FFh-010h 0Fh-00h

7.7 Bootstrap Loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the *MSP430 Programming Via the Bootstrap Loader User's Guide* ([SLAU319](#)).

Table 10. BSL Function Pins

BSL FUNCTION	RHA PACKAGE PINS
Data transmit	30 - P1.1
Data receive	8 - P2.2

7.8 Flash Memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n.
Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is required.

7.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide* (SLAU144).

7.10 Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or the internal very-low-power LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

Table 11. DCO Calibration Data
(Provided From Factory in Flash Information Memory Segment A)

DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS
1 MHz	CALBC1_1MHZ	byte	010FFh
	CALDCO_1MHZ	byte	010FEh
8 MHz	CALBC1_8MHZ	byte	010FDh
	CALDCO_8MHZ	byte	010FCh
12 MHz	CALBC1_12MHZ	byte	010FBh
	CALDCO_12MHZ	byte	010FAh
16 MHz	CALBC1_16MHZ	byte	010F9h
	CALDCO_16MHZ	byte	010F8h

7.11 Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

7.12 Digital I/O

There are four 8-bit I/O ports implemented—ports P1, P2, P3, and P4:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all eight bits of port P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

Because there are only three I/O pins implemented from port P2, bits [5:1] of all port P2 registers read as 0, and write data is ignored.

7.13 Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

7.14 Timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. Timer_A3 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	OUTPUT PIN NUMBER
RHA					RHA
29 - P1.0	TACLK	TACLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
7 - P2.1	TAINCLK	INCLK			
30 - P1.1	TA0	CCI0A	CCR0	TA0	30 - P1.1
8 - P2.2	TA0	CCI0B			8 - P2.2
	V _{SS}	GND			34 - P1.5
	V _{CC}	V _{CC}			
31 - P1.2	TA1	CCI1A	CCR1	TA1	31 - P1.2
27 - P2.3	TA1	CCI1B			27 - P2.3
	V _{SS}	GND			35 - P1.6
	V _{CC}	V _{CC}			
32 - P1.3	TA2	CCI2A	CCR2	TA2	32 - P1.3
	ACLK (internal)	CCI2B			28 - P2.4
	V _{SS}	GND			36 - P1.7
	V _{CC}	V _{CC}			

7.15 Timer_B3

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 13. Timer_B3 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	OUTPUT PIN NUMBER
RHA					RHA
22 - P4.7	TBCLK	TBCLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
22 - P4.7	TBCLK	INCLK			
15 - P4.0	TB0	CCI0A	CCR0	TB0	15 - P4.0
18 - P4.3	TB0	CCI0B			18 - P4.3
	V _{SS}	GND			
	V _{CC}	V _{CC}			
16 - P4.1	TB1	CCI1A	CCR1	TB1	16 - P4.1
19 - P4.4	TB1	CCI1B			19 - P4.4
	V _{SS}	GND			
	V _{CC}	V _{CC}			
17 - P4.2	TB2	CCI2A	CCR2	TB2	17 - P4.2
	ACLK (internal)	CCI2B			20 - P4.5
	V _{SS}	GND			
	V _{CC}	V _{CC}			

7.16 Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3 or 4 pin) and I2C.

7.17 ADC10

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.

7.18 Peripheral File Map

Table 14. Peripherals With Word Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
ADC10	ADC data transfer start address	ADC10SA	1BCh
	ADC memory	ADC10MEM	1B4h
	ADC control register 1	ADC10CTL1	1B2h
	ADC control register 0	ADC10CTL0	1B0h
	ADC analog enable 0	ADC10AE0	04Ah
	ADC analog enable 1	ADC10AE1	04Bh
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
Timer_B	Capture/compare register	TBCCR2	0196h
	Capture/compare register	TBCCR1	0194h
	Capture/compare register	TBCCR0	0192h
	Timer_B register	TBR	0190h
	Capture/compare control	TBCCTL2	0186h
	Capture/compare control	TBCCTL1	0184h
	Capture/compare control	TBCCTL0	0182h
	Timer_B control	TBCTL	0180h
	Timer_B interrupt vector	TBIV	011Eh
Timer_A	Capture/compare register	TACCR2	0176h
	Capture/compare register	TACCR1	0174h
	Capture/compare register	TACCR0	0172h
	Timer_A register	TAR	0170h
	Capture/compare control	TACCTL2	0166h
	Capture/compare control	TACCTL1	0164h
	Capture/compare control	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCCTL	0120h

Table 15. Peripherals With Byte Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
USCI_B0	USCI_B0 transmit buffer	UCB0TXBUF	06Fh
	USCI_B0 receive buffer	UCB0RXBUF	06Eh
	USCI_B0 status	UCB0STAT	06Dh
	USCI_B0 bit rate control 1	UCB0BR1	06Bh
	USCI_B0 bit rate control 0	UCB0BR0	06Ah
	USCI_B0 control 1	UCB0CTL1	069h
	USCI_B0 control 0	UCB0CTL0	068h
	USCI_B0 I2C slave address	UCB0SA	011Ah
	USCI_B0 I2C own address	UCB0OA	0118h
USCI_A0	USCI_A0 transmit buffer	UCA0TXBUF	067h
	USCI_A0 receive buffer	UCA0RXBUF	066h
	USCI_A0 status	UCA0STAT	065h
	USCI_A0 modulation control	UCA0MCTL	064h
	USCI_A0 baud rate control 1	UCA0BR1	063h
	USCI_A0 baud rate control 0	UCA0BR0	062h
	USCI_A0 control 1	UCA0CTL1	061h
	USCI_A0 control 0	UCA0CTL0	060h
	USCI_A0 IrDA receive control	UCA0IRRCTL	05Fh
	USCI_A0 IrDA transmit control	UCA0IRTCTL	05Eh
	USCI_A0 auto baud rate control	UCA0ABCTL	05Dh
Basic Clock System+	Basic clock system control 3	BCSCTL3	053h
	Basic clock system control 2	BCSCTL2	058h
	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P4	Port P4 resistor enable	P4REN	011h
	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 resistor enable	P3REN	010h
	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h

Table 15. Peripherals With Byte Access (continued)

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
Port P1	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h

8 Specifications

8.1 Absolute Maximum Ratings⁽¹⁾

Voltage applied at V_{CC} to V_{SS}	-0.3 V to 4.1 V
Voltage applied to any pin ⁽²⁾	-0.3 V to $V_{CC} + 0.3$ V
Diode current at any device terminal	± 2 mA

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS} . The JTAG fuse-blow voltage, V_{FB} , is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

8.2 Handling Ratings


		MIN	MAX	UNIT
T_{stg} Storage temperature ⁽¹⁾	Unprogrammed device	-55	150	°C
	Programmed device	-55	150	

- (1) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

8.3 Recommended Operating Conditions⁽¹⁾⁽²⁾

			MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	$AV_{CC} = DV_{CC} = V_{CC}$	During program execution	1.8		3.6	V
		During program or erase flash memory	2.2		3.6	V
V_{SS} Supply voltage	$AV_{SS} = DV_{SS} = V_{SS}$			0		V
T_A Operating free-air temperature	T version		-40		105	°C
f_{SYSTEM} Processor frequency (maximum MCLK frequency) ⁽¹⁾⁽²⁾ (see Figure 2)	$V_{CC} = 1.8$ V, Duty cycle = 50% $\pm 10\%$		dc		4.15	MHz
	$V_{CC} = 2.7$ V, Duty cycle = 50% $\pm 10\%$		dc		12	
	$V_{CC} \geq 3.3$ V, Duty cycle = 50% $\pm 10\%$		dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 2. Operating Area

8.4 Active Mode Supply Current (into $DV_{CC} + AV_{CC}$) Excluding External Current ⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
$I_{AM,1MHz}$ Active mode (AM) current (1 MHz)	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1\text{ MHz}$, $f_{ACLK} = 32768\text{ Hz}$, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		2.2 V		270	390	μA
			3 V		390	550	
$I_{AM,1MHz}$ Active mode (AM) current (1 MHz)	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1\text{ MHz}$, $f_{ACLK} = 32768\text{ Hz}$, Program executes in RAM, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		2.2 V		240		μA
			3.3 V		340		
$I_{AM,4kHz}$ Active mode (AM) current (4 kHz)	$f_{MCLK} = f_{SMCLK} = f_{ACLK} = 32768\text{ Hz}/8 = 4096\text{ Hz}$, $f_{DCO} = 0\text{ Hz}$, Program executes in flash, SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11, CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0	-40°C to 85°C	2.2 V		5	9	μA
						18	
		-40°C to 85°C	3 V		6	10	
						20	
$I_{AM,100kHz}$ Active mode (AM) current (100 kHz)	$f_{MCLK} = f_{SMCLK} = f_{DCO(0,0)} \approx 100\text{ kHz}$, $f_{ACLK} = 0\text{ Hz}$, Program executes in flash, RSELx = 0, DCOx = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 1	-40°C to 85°C	2.2 V		60	85	μA
						95	
		-40°C to 85°C	3 V		72	95	
						105	

(1) All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

8.5 Typical Characteristics - Active-Mode Supply Current (Into $DV_{CC} + AV_{CC}$)




Figure 3. Active-Mode Current vs Supply Voltage




Figure 4. Active-Mode Current vs DCO Frequency

8.6 Low-Power-Mode Supply Currents (Into V_{CC}) Excluding External Current ⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
$I_{LPM0,1MHz}$ Low-power mode 0 (LPM0) current ⁽³⁾	$f_{MCLK} = 0$ MHz, $f_{SMCLK} = f_{DCO} = 1$ MHz, $f_{ACLK} = 32768$ Hz, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0		2.2 V		75	90	μA
			3 V		90	120	
$I_{LPM0,100kHz}$ Low-power mode 0 (LPM0) current ⁽³⁾	$f_{MCLK} = 0$ MHz, $f_{SMCLK} = f_{DCO(0,0)} \approx 100$ kHz, $f_{ACLK} = 0$ Hz, RSELX = 0, DCOX = 0, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1		2.2 V		37	48	μA
			3 V		41	65	
I_{LPM2} Low-power mode 2 (LPM2) current ⁽⁴⁾	$f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{DCO} = 1$ MHz, $f_{ACLK} = 32768$ Hz, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	-40°C to 85°C	2.2 V		22	29	μA
						31	
		-40°C to 85°C	3 V		25	32	
						34	
$I_{LPM3,LFXT1}$ Low-power mode 3 (LPM3) current ⁽⁴⁾	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 32768$ Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	-40°C	2.2 V		0.7	1.4	μA
		25°C			0.7	1.4	
		85°C			2.4	3.3	
		105°C			5	10	
		-40°C	3 V		0.9	1.5	
		25°C			0.9	1.5	
		85°C			2.6	3.8	
		105°C			6	12	
$I_{LPM3,VLO}$ Low-power mode 3 current, (LPM3) ⁽⁴⁾	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, f_{ACLK} from internal LF oscillator (VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	-40°C	2.2 V		0.4	1	μA
		25°C			0.5	1	
		85°C			1.8	2.9	
		105°C			4.5	9	
		-40°C	3 V		0.5	1.2	
		25°C			0.6	1.2	
		85°C			2.1	3.3	
		105°C			5.5	11	
I_{LPM4} Low-power mode 4 (LPM4) current ⁽⁵⁾	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 0$ Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	-40°C	2.2 V, 3 V		0.1	0.5	μA
		25°C			0.1	0.5	
		85°C			1.5	3	
		105°C			4.5	9	

(1) All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

(3) Current for brownout and WDT clocked by SMCLK included.

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.

8.7 Schmitt-Trigger Inputs (Ports P1, P2, P3, P4, and $\overline{\text{RST}}/\text{NMI}$)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{IT+} Positive-going input threshold voltage			0.45 V_{CC}		0.75 V_{CC}	V
		2.2 V	1		1.65	
		3 V	1.35		2.25	
V_{IT-} Negative-going input threshold voltage			0.25 V_{CC}		0.55 V_{CC}	V
		2.2 V	0.55		1.20	
		3 V	0.75		1.65	
V_{hys} Input voltage hysteresis ($V_{IT+} - V_{IT-}$)		2.2 V	0.1		1	V
		3 V	0.3		1	
R_{pull} Pullup or pulldown resistor	For pullup: $V_{IN} = V_{SS}$, For pulldown: $V_{IN} = V_{CC}$	3 V	20	35	50	k Ω
C_I Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

8.8 Inputs (Ports P1, P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$t_{(int)}$ External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger pulse width to set interrupt flag ⁽¹⁾	2.2 V, 3 V	20			ns

- (1) An external signal sets the interrupt flag every time the minimum interrupt pulse width $t_{(int)}$ is met. It may be set even with trigger signals shorter than $t_{(int)}$.

8.9 Leakage Current (Ports P1, P2, P3, and P4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$I_{lkg}(P_{x,y})$ High-impedance leakage current	(1) (2)	2.2 V, 3 V			± 50	nA

- (1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

8.10 Outputs (Ports P1, P2, P3, and P4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{OH} High-level output voltage	I _{OH(max)} = -1.5 mA ⁽¹⁾	2.2 V	V _{CC} - 0.25	V _{CC}	V
	I _{OH(max)} = -6 mA ⁽²⁾		V _{CC} - 0.6	V _{CC}	
	I _{OH(max)} = -1.5 mA ⁽¹⁾	3 V	V _{CC} - 0.25	V _{CC}	
	I _{OH(max)} = -6 mA ⁽²⁾		V _{CC} - 0.6	V _{CC}	
V _{OL} Low-level output voltage	I _{OL(max)} = 1.5 mA ⁽¹⁾	2.2 V	V _{SS}	V _{SS} + 0.25	V
	I _{OL(max)} = 6 mA ⁽²⁾		V _{SS}	V _{SS} + 0.6	
	I _{OL(max)} = 1.5 mA ⁽¹⁾	3 V	V _{SS}	V _{SS} + 0.25	
	I _{OL(max)} = 6 mA ⁽²⁾		V _{SS}	V _{SS} + 0.6	

(1) The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

(2) The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

8.11 Output Frequency (Ports P1, P2, P3, and P4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{Px,y} Port output frequency (with load)	P1.4/SMCLK, C _L = 20 pF, R _L = 1 kΩ against V _{CC} /2 ⁽¹⁾⁽²⁾	2.2 V			10	MHz
		3 V			12	
f _{Port_CLK} Clock output frequency	P2.0/ACLK, P1.4/SMCLK, C _L = 20 pF ⁽²⁾	2.2 V			12	MHz
		3 V			16	

(1) Alternatively, a resistive divider with two 2-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

8.12 Typical Characteristics - Outputs

One output loaded at a time.




Figure 5. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 6. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 7. Typical High-Level Output Current vs High-Level Output Voltage




Figure 8. Typical High-Level Output Current vs High-Level Output Voltage

8.13 POR and BOR⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC(start)}	See Figure 9	dV _{CC} /dt ≤ 3 V/s		0.7 × V _(B_IT-)		V
V _(B_IT-)	See Figure 9 through Figure 11	dV _{CC} /dt ≤ 3 V/s			1.71	V
V _{hys(B_IT-)}	See Figure 9	dV _{CC} /dt ≤ 3 V/s	70	130	210	mV
t _{d(BOR)}	See Figure 9				2000	μs
t _(reset)	Pulse duration needed at $\overline{\text{RST/NMI}}$ pin to accepted reset internally	3 V	2			μs

- (1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)} is ≤ 1.8 V.
- (2) During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.




Figure 9. POR and BOR vs Supply Voltage




Figure 10. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR or BOR Signal




Figure 11. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR or BOR Signal

8.14 Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{\text{average}} = \frac{32 \times f_{\text{DCO(RSEL,DCO)}} \times f_{\text{DCO(RSEL,DCO+1)}}}{\text{MOD} \times f_{\text{DCO(RSEL,DCO)}} + (32 - \text{MOD}) \times f_{\text{DCO(RSEL,DCO+1)}}}$$

8.15 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC} Supply voltage range	RSELx < 14		1.8		3.6	V
	RSELx = 14		2.2		3.6	
	RSELx = 15		3.0		3.6	
f _{DCO(0,0)} DCO frequency (0, 0)	RSELx = 0, DCOx = 0, MODx = 0	2.2 V, 3 V	0.06		0.14	MHz
f _{DCO(0,3)} DCO frequency (0, 3)	RSELx = 0, DCOx = 3, MODx = 0	2.2 V, 3 V	0.07		0.17	MHz
f _{DCO(1,3)} DCO frequency (1, 3)	RSELx = 1, DCOx = 3, MODx = 0	2.2 V, 3 V	0.10		0.20	MHz
f _{DCO(2,3)} DCO frequency (2, 3)	RSELx = 2, DCOx = 3, MODx = 0	2.2 V, 3 V	0.14		0.28	MHz
f _{DCO(3,3)} DCO frequency (3, 3)	RSELx = 3, DCOx = 3, MODx = 0	2.2 V, 3 V	0.20		0.40	MHz
f _{DCO(4,3)} DCO frequency (4, 3)	RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V	0.28		0.54	MHz
f _{DCO(5,3)} DCO frequency (5, 3)	RSELx = 5, DCOx = 3, MODx = 0	2.2 V, 3 V	0.39		0.77	MHz
f _{DCO(6,3)} DCO frequency (6, 3)	RSELx = 6, DCOx = 3, MODx = 0	2.2 V, 3 V	0.54		1.06	MHz
f _{DCO(7,3)} DCO frequency (7, 3)	RSELx = 7, DCOx = 3, MODx = 0	2.2 V, 3 V	0.80		1.50	MHz
f _{DCO(8,3)} DCO frequency (8, 3)	RSELx = 8, DCOx = 3, MODx = 0	2.2 V, 3 V	1.10		2.10	MHz
f _{DCO(9,3)} DCO frequency (9, 3)	RSELx = 9, DCOx = 3, MODx = 0	2.2 V, 3 V	1.60		3.00	MHz
f _{DCO(10,3)} DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	2.2 V, 3 V	2.50		4.30	MHz
f _{DCO(11,3)} DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	2.2 V, 3 V	3.00		5.50	MHz
f _{DCO(12,3)} DCO frequency (12, 3)	RSELx = 12, DCOx = 3, MODx = 0	2.2 V, 3 V	4.30		7.30	MHz
f _{DCO(13,3)} DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	2.2 V, 3 V	6.00		9.60	MHz
f _{DCO(14,3)} DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	2.2 V, 3 V	8.60		13.9	MHz
f _{DCO(15,3)} DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)} DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL} Frequency step between range RSEL and RSEL+1	S _{RSEL} = f _{DCO(RSEL+1,DCO)} / f _{DCO(RSEL,DCO)}	2.2 V, 3 V			1.55	ratio
S _{DCO} Frequency step between tap DCO and DCO+1	S _{DCO} = f _{DCO(RSEL,DCO+1)} / f _{DCO(RSEL,DCO)}	2.2 V, 3 V	1.05	1.08	1.12	ratio
Duty cycle	Measured at P1.4/SMCLK	2.2 V, 3 V	40	50	60	%

8.16 Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
Frequency tolerance at calibration		25°C	3 V	-1	±0.2	+1	%
f _{CAL(1MHz)} 1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	3 V	0.990	1	1.010	MHz
f _{CAL(8MHz)} 8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	3 V	7.920	8	8.080	MHz
f _{CAL(12MHz)} 12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	3 V	11.88	12	12.12	MHz
f _{CAL(16MHz)} 16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V	15.84	16	16.16	MHz

8.17 Calibrated DCO Frequencies - Tolerance Over Temperature 0°C to 85°C

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±0.5	+2.5	%
8-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1.0	+2.5	%
12-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1.0	+2.5	%
16-MHz tolerance over temperature		0°C to 85°C	3 V	-3	±2.0	+3	%
f _{CAL(1MHz)} 1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	0°C to 85°C	2.2 V	0.97	1	1.03	MHz
			3 V	0.975	1	1.025	
			3.6 V	0.97	1	1.03	
f _{CAL(8MHz)} 8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	0°C to 85°C	2.2 V	7.76	8	8.4	MHz
			3 V	7.8	8	8.2	
			3.6 V	7.6	8	8.24	
f _{CAL(12MHz)} 12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	0°C to 85°C	2.2 V	11.7	12	12.3	MHz
			3 V	11.7	12	12.3	
			3.6 V	11.7	12	12.3	
f _{CAL(16MHz)} 16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	0°C to 85°C	3 V	15.52	16	16.48	MHz
			3.6 V	15	16	16.48	

8.18 Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance over V_{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance over V_{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance over V_{CC}		25°C	2.2 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance over V_{CC}		25°C	3 V to 3.6 V	-6	±2	+3	%
$f_{CAL(1MHz)}$ 1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	0.97	1	1.03	MHz
$f_{CAL(8MHz)}$ 8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	7.76	8	8.24	MHz
$f_{CAL(12MHz)}$ 12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	2.2 V to 3.6 V	11.64	12	12.36	MHz
$f_{CAL(16MHz)}$ 16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V to 3.6 V	15	16	16.48	MHz

8.19 Calibrated DCO Frequencies - Overall Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance overall		-40°C to 105°C	1.8 V to 3.6 V	-5	±2	+5	%
8-MHz tolerance overall		-40°C to 105°C	1.8 V to 3.6 V	-5	±2	+5	%
12-MHz tolerance overall		-40°C to 105°C	2.2 V to 3.6 V	-5	±2	+5	%
16-MHz tolerance overall		-40°C to 105°C	3 V to 3.6 V	-6	±3	+6	%
$f_{CAL(1MHz)}$ 1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	-40°C to 105°C	1.8 V to 3.6 V	0.95	1	1.05	MHz
$f_{CAL(8MHz)}$ 8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	-40°C to 105°C	1.8 V to 3.6 V	7.6	8	8.4	MHz
$f_{CAL(12MHz)}$ 12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	-40°C to 105°C	2.2 V to 3.6 V	11.4	12	12.6	MHz
$f_{CAL(16MHz)}$ 16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	-40°C to 105°C	3 V to 3.6 V	15	16	17	MHz

8.20 Typical Characteristics - Calibrated 1-MHz DCO Frequency




Figure 12. Calibrated 1-MHz Frequency vs Temperature




Figure 13. Calibrated 1-MHz Frequency vs Supply Voltage

8.21 Wakeup From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
$t_{\text{DCO,LPM3/4}}$ DCO clock wake-up time from LPM3/4 ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	2.2 V, 3 V			2	μs
	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ				1.5	
	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ				1	
	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V			1	
$t_{\text{CPU,LPM3/4}}$ CPU wake-up time from LPM3/4 ⁽²⁾				$1 / f_{\text{MCLK}} + t_{\text{Clock,LPM3/4}}$		

- (1) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).
 (2) Parameter applicable only if DCOCLK is used for MCLK.

8.22 Typical Characteristics - DCO Clock Wakeup Time From LPM3, LPM4




Figure 14. Clock Wakeup Time From LPM3 vs DCO Frequency





8.23 DCO With External Resistor R_{OSC} ⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$f_{DCO,ROSC}$ DCO output frequency with R_{OSC}	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0, $T_A = 25^\circ\text{C}$	2.2 V		1.8		MHz
		3 V		1.95		
D_T Temperature drift	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V		± 0.1		$\% / ^\circ\text{C}$
D_V Drift with V_{CC}	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V		10		$\% / \text{V}$

(1) $R_{OSC} = 100 \text{ k}\Omega$. Metal film resistor, type 0257, 0.6 W with 1% tolerance and $T_K = \pm 50 \text{ ppm}/^\circ\text{C}$.

8.24 Typical Characteristics - DCO With External Resistor R_{OSC}



8.25 Crystal Oscillator LFXT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V	32768		Hz	
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
O _{A,LF}	Oscillation allowance for LF crystals	XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 6 pF		500		kΩ	
		XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 12 pF		200			
C _{L,eff}	Integrated effective load capacitance, LF mode ⁽²⁾	XTS = 0, XCAPx = 0		1		pF	
		XTS = 0, XCAPx = 1		5.5			
		XTS = 0, XCAPx = 2		8.5			
		XTS = 0, XCAPx = 3		11			
	Duty cycle, LF mode	XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V, 3 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽³⁾	XTS = 0, LFXT1Sx = 3 ⁽⁴⁾	2.2 V, 3 V	10	10000		Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and techniques that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the crystal that is used.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

8.26 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	T _A	V _{CC}	MIN	TYP	MAX	UNIT
f _{VLO}	-40°C to 85°C	2.2 V, 3 V	4	12	20	kHz
	105°C				22	
df _{VLO} /dT	VLO frequency temperature drift ⁽¹⁾	-40°C to 105°C	2.2 V, 3 V	0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift ⁽²⁾	25°C	1.8 V to 3.6 V	4		%/V



- (1) Calculated using the box method:
I version: [MAX(-40...85°C) - MIN(-40...85°C)]/[85°C - (-40°C)]
T version: [MAX(-40...105°C) - MIN(-40...105°C)]/[105°C - (-40°C)]
- (2) Calculated using the box method: [MAX(1.8...3.6 V) - MIN(1.8...3.6 V)]/[3.6 V - 1.8 V]

8.27 Crystal Oscillator LFXT1, High-Frequency Mode⁽¹⁾

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
f _{LFXT1,HF0}	LFXT1 oscillator crystal frequency, HF mode 0	XTS = 1, LFXT1Sx = 0	1.8 V to 3.6 V	0.4	1	MHz	
f _{LFXT1,HF1}	LFXT1 oscillator crystal frequency, HF mode 1	XTS = 1, LFXT1Sx = 1	1.8 V to 3.6 V	1	4	MHz	
f _{LFXT1,HF2}	LFXT1 oscillator crystal frequency, HF mode 2	XTS = 1, LFXT1Sx = 2	1.8 V to 3.6 V	2	10	MHz	
			2.2 V to 3.6 V	2	12		
			3 V to 3.6 V	2	16		
f _{LFXT1,HF,logic}	LFXT1 oscillator logic-level square-wave input frequency, HF mode	XTS = 1, LFXT1Sx = 3	1.8 V to 3.6 V	0.4	10	MHz	
			2.2 V to 3.6 V	0.4	12		
			3 V to 3.6 V	0.4	16		
O _{AHF}	Oscillation allowance for HF crystals (see Figure 19 and Figure 20)	XTS = 1, LFXT1Sx = 0, f _{LFXT1,HF} = 1 MHz, C _{L,eff} = 15 pF		2700		Ω	
		XTS = 1, LFXT1Sx = 1, f _{LFXT1,HF} = 4 MHz, C _{L,eff} = 15 pF		800			
		XTS = 1, LFXT1Sx = 2, f _{LFXT1,HF} = 16 MHz, C _{L,eff} = 15 pF		300			
C _{L,eff}	Integrated effective load capacitance, HF mode ⁽²⁾	XTS = 1 ⁽³⁾		1		pF	
Duty cycle, HF mode		XTS = 1, Measured at P2.0/ACLK, f _{LFXT1,HF} = 10 MHz	2.2 V, 3 V	40	50	60	%
		XTS = 1, Measured at P2.0/ACLK, f _{LFXT1,HF} = 16 MHz		40	50	60	
f _{Fault,HF}	Oscillator fault frequency ⁽⁴⁾	XTS = 1, LFXT1Sx = 3 ⁽⁵⁾	2.2 V, 3 V	30	300	kHz	

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed:
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and techniques that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (4) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- (5) Measured with logic-level input frequency, but also applies to operation with crystals.

8.28 Typical Characteristics - LFXT1 Oscillator in HF Mode (XTS = 1)



8.29 Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TA} Timer_A clock frequency	Internal: SMCLK, ACLK External: TACLK, INCLK Duty cycle = 50% ± 10%	2.2 V			10	MHz
		3 V			16	
t _{TA,cap} Timer_A capture timing	TA0, TA1, TA2	2.2 V, 3 V	20			ns

8.30 Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TB} Timer_B clock frequency	Internal: SMCLK, ACLK External: TACLK, INCLK Duty cycle = 50% ± 10%	2.2 V			10	MHz
		3 V			16	
t _{TB,cap} Timer_B capture timing	TB0, TB1, TB2	2.2 V, 3 V	20			ns

8.31 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI} USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{BITCLK} BITCLK clock frequency (equals baud rate in MBaud)		2.2 V, 3 V			1	MHz
t _r UART receive deglitch time ⁽¹⁾		2.2 V	50	150	600	ns
		3 V	50	100	600	

- (1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

8.32 USCI (SPI Master Mode)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(see [Figure 21](#) and [Figure 22](#))

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI} USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
t _{SU,MI} SOMI input data setup time		2.2 V	110			ns
		3 V	75			
t _{HD,MI} SOMI input data hold time		2.2 V	0			ns
		3 V	0			
t _{VALID,MO} SIMO output data valid time	UCLK edge to SIMO valid, C _L = 20 pF	2.2 V			30	ns
		3 V			20	

- (1) $f_{UCXCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} \geq \max(t_{VALID,MO}(USCI) + t_{SU,SI}(Slave), t_{SU,MI}(USCI) + t_{VALID,SO}(Slave))$.
For the slave's parameters $t_{SU,SI}(Slave)$ and $t_{VALID,SO}(Slave)$, see the SPI parameters of the attached slave.

8.33 USCI (SPI Slave Mode)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(see [Figure 23](#) and [Figure 24](#))

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD} STE lead time, STE low to clock		2.2 V, 3 V		50		ns
t _{STE,LAG} STE lag time, Last clock to STE high		2.2 V, 3 V	10			ns
t _{STE,ACC} STE access time, STE low to SOMI data out		2.2 V, 3 V		50		ns
t _{STE,DIS} STE disable time, STE high to SOMI high impedance		2.2 V, 3 V		50		ns
t _{SU,SI} SIMO input data setup time		2.2 V	20			ns
		3 V	15			
t _{HD,SI} SIMO input data hold time		2.2 V	10			ns
		3 V	10			
t _{VALID,SO} SOMI output data valid time	UCLK edge to SOMI valid, C _L = 20 pF	2.2 V		75	110	ns
		3 V		50	75	

- (1) $f_{UCXCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} \geq \max(t_{VALID,MO}(Master) + t_{SU,SI}(USCI), t_{SU,MI}(Master) + t_{VALID,SO}(USCI))$.
For the master's parameters $t_{SU,MI}(Master)$ and $t_{VALID,MO}(Master)$ refer to the SPI parameters of the attached slave.




Figure 21. SPI Master Mode, CKPH = 0




Figure 22. SPI Master Mode, CKPH = 1




Figure 23. SPI Slave Mode, CKPH = 0




Figure 24. SPI Slave Mode, CKPH = 1

8.34 USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 25](#))

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%		f _{SYSTEM}			MHz
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0		400	kHz
t _{HD,STA}	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4			μs
		f _{SCL} > 100 kHz		0.6			
t _{SU,STA}	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.7			μs
		f _{SCL} > 100 kHz		0.6			
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0			ns
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250			ns
t _{SU,STO}	Setup time for STOP		2.2 V, 3 V	4			μs
t _{SP}	Pulse width of spikes suppressed by input filter		2.2 V	50	150	600	ns
			3 V	50	100	600	




Figure 25. I2C Mode Timing

8.35 10-Bit ADC, Power Supply and Input Range Conditions⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	Analog supply voltage range	V _{SS} = 0 V			2.2		3.6	V
V _{AX}	Analog input voltage range ⁽²⁾	All A _x terminals, Analog inputs selected in ADC10AE register			0		V _{CC}	V
I _{ADC10}	ADC10 supply current ⁽³⁾	f _{ADC10CLK} = 5 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	-40°C to 105°C	2.2 V	0.52	1.05		mA
				3 V	0.6	1.2		
I _{REF+}	Reference supply current, reference buffer disabled ⁽⁴⁾	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	-40°C to 105°C	2.2 V, 3 V	0.25	0.4		mA
		f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0		3 V	0.25	0.4		
I _{REFB,0}	Reference buffer supply current with ADC10SR = 0 ⁽⁴⁾	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	-40°C to 85°C	2.2 V, 3 V	1.1	1.4		mA
			105°C	2.2 V, 3 V		1.8		
I _{REFB,1}	Reference buffer supply current with ADC10SR = 1 ⁽⁴⁾	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	-40°C to 85°C	2.2 V, 3 V	0.5	0.7		mA
			105°C	2.2 V, 3 V		0.8		
C _I	Input capacitance	Only one terminal A _x selected at a time	-40°C to 105°C				27	pF
R _I	Input MUX ON resistance	0 V ≤ V _{AX} ≤ V _{CC}	-40°C to 105°C	2.2 V, 3 V			2000	Ω

(1) The leakage current is defined in the leakage current table with P_{x.y}/A_x parameter.

(2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

(3) The internal reference supply current is not included in current consumption parameter I_{ADC10}.

(4) The internal reference current is supplied via terminal V_{CC}. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

8.36 10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP	MAX	UNIT
V _{CC,REF+}	Positive built-in reference analog supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 0			2.2			V
		I _{VREF+} ≤ 0.5 mA, REF2_5V = 1			2.8			
		I _{VREF+} ≤ 1 mA, REF2_5V = 1			2.9			
V _{REF+}	Positive built-in reference voltage	I _{VREF+} ≤ I _{VREF+} max, REF2_5V = 0		2.2 V, 3 V	1.41	1.5	1.59	V
		I _{VREF+} ≤ I _{VREF+} max, REF2_5V = 1		3 V	2.35	2.5	2.65	
I _{LD,VREF+}	Maximum V _{REF+} load current			2.2 V	±0.5			mA
				3 V	±1			
	V _{REF+} load regulation	I _{VREF+} = 500 μA ± 100 μA, Analog input voltage V _{AX} ≈ 0.75 V, REF2_5V = 0		2.2 V, 3 V	±2			LSB
		I _{VREF+} = 500 μA ± 100 μA, Analog input voltage V _{AX} ≈ 1.25 V, REF2_5V = 1		3 V	±2			
	V _{REF+} load regulation response time	I _{VREF+} = 100 μA to 900 μA, V _{AX} ≈ 0.5 x V _{REF+} , Error of conversion result ≤1 LSB	ADC10SR = 0	3 V	400			ns
			ADC10SR = 1		2000			
C _{VREF+}	Maximum capacitance at pin V _{REF+} ⁽¹⁾	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1		2.2 V, 3 V	100			pF
TC _{REF+}	Temperature coefficient ⁽²⁾	I _{VREF+} = constant with 0 mA ≤ I _{VREF+} ≤ 1 mA		2.2 V, 3 V	±100			ppm/°C
t _{REFON}	Settling time of internal reference voltage ⁽³⁾	I _{VREF+} = 0.5 mA, REF2_5V = 0, REFON = 0 to 1		3.6 V	30			μs
t _{REFBURST}	Settling time of reference buffer ⁽³⁾	I _{VREF+} = 0.5 mA, REF2_5V = 0, REFON = 1, REFBURST = 1	ADC10SR = 0	2.2 V	1			μs
			ADC10SR = 1		2.5			
		I _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1	ADC10SR = 0	3 V	2			
			ADC10SR = 1		4.5			

(1) The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA 2/A4/V_{REF+}/V_{eREF+} (REFOUT = 1), must be limited; the reference buffer may become unstable otherwise.

(2) Calculated using the box method:

I temperature: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C – (-40°C))

T temperature: (MAX(-40 to 105°C) – MIN(-40 to 105°C)) / MIN(-40 to 105°C) / (105°C – (-40°C))

(3) The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ±0.5 LSB.

8.37 10-Bit ADC, External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{eREF+} Positive external reference input voltage range ⁽²⁾	V _{eREF+} > V _{eREF-} , SREF1 = 1, SREF0 = 0		1.4	V _{CC}	V
	V _{eREF-} ≤ V _{eREF+} ≤ V _{CC} - 0.15 V, SREF1 = 1, SREF0 = 1 ⁽³⁾		1.4	3	
V _{eREF-} Negative external reference input voltage range ⁽⁴⁾	V _{eREF+} > V _{eREF-}		0	1.2	V
ΔV _{eREF} Differential external reference input voltage range ΔV _{eREF} = V _{eREF+} - V _{eREF-}	V _{eREF+} > V _{eREF-} ⁽⁵⁾		1.4	V _{CC}	V
I _{VeREF+} Static input current into V _{eREF+}	0 V ≤ V _{eREF+} ≤ V _{CC} , SREF1 = 1, SREF0 = 0	2.2 V, 3 V		±1	μA
	0 V ≤ V _{eREF+} ≤ V _{CC} - 0.15 V ≤ 3 V, SREF1 = 1, SREF0 = 1 ⁽³⁾			0	
I _{VeREF-} Static input current into V _{eREF-}	0 V ≤ V _{eREF-} ≤ V _{CC}	2.2 V, 3 V		±1	μA

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

8.38 10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADC10CLK} ADC10 input clock frequency	For specified performance of ADC10 linearity parameters	2.2 V, 3 V	0.45		6.3	MHz
	ADC10SR = 0 ADC10SR = 1		0.45		1.5	
f _{ADC10OSC} ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELx = 0, f _{ADC10CLK} = f _{ADC10OSC}	2.2 V, 3 V	3.7		6.3	MHz
t _{CONVERT} Conversion time	ADC10 built-in oscillator, ADC10SSELx = 0, f _{ADC10CLK} = f _{ADC10OSC}	2.2 V, 3 V	2.06		3.51	μs
	f _{ADC10CLK} from ACLK, MCLK or SMCLK, ADC10SSELx ≠ 0		13 × ADC10DIVx × 1 / f _{ADC10CLK}			
t _{ADC10ON} Turn on settling time of the ADC ⁽¹⁾					100	ns

- (1) The condition is that the error in a conversion started after t_{ADC10ON} is less than ±0.5 LSB. The reference and input signal are already settled.

8.39 10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error		2.2 V, 3 V			±1	LSB
E _D	Differential linearity error		2.2 V, 3 V			±1	LSB
E _O	Offset error	Source impedance R _S < 100 Ω	2.2 V, 3 V			±1	LSB
E _G	Gain error	SREFx = 010, unbuffered external reference, V _{eREF+} = 1.5 V	2.2 V		±1.1	±2	LSB
		SREFx = 010, unbuffered external reference, V _{eREF+} = 2.5 V	3 V		±1.1	±2	
		SREFx = 011, buffered external reference ⁽¹⁾ , V _{eREF+} = 1.5 V	2.2 V		±1.1	±4	
		SREFx = 011, buffered external reference ⁽¹⁾ , V _{eREF+} = 2.5 V	3 V		±1.1	±3	
E _T	Total unadjusted error	SREFx = 010, unbuffered external reference, V _{eREF+} = 1.5 V	2.2 V		±2	±5	LSB
		SREFx = 010, unbuffered external reference, V _{eREF+} = 2.5 V	3 V		±2	±5	
		SREFx = 011, buffered external reference ⁽¹⁾ , V _{eREF+} = 1.5 V	2.2 V		±2	±7	
		SREFx = 011, buffered external reference ⁽¹⁾ , V _{eREF+} = 2.5 V	3 V		±2	±6	

(1) The reference buffer offset adds to the gain and total unadjusted error.

8.40 10-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{SENSOR}	Temperature sensor supply current ⁽¹⁾	REFON = 0, INCHx = 0Ah, T _A = 25°C	2.2 V		40	120	μA
			3 V		60	160	
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah ⁽²⁾	2.2 V, 3 V	3.44	3.55	3.66	mV/°C
V _{Offset, Sensor}	Sensor offset voltage	ADC10ON = 1, INCHx = 0Ah ⁽²⁾		-100		100	mV
V _{SENSOR}	Sensor output voltage ⁽³⁾	Temperature sensor voltage at T _A = 105°C (T version only)	2.2 V, 3 V	1265	1365	1465	mV
		Temperature sensor voltage at T _A = 85°C		1195	1295	1395	
		Temperature sensor voltage at T _A = 25°C		985	1085	1185	
		Temperature sensor voltage at T _A = 0°C		895	995	1095	
t _{SENSOR(sample)}	Sample time required if channel 10 is selected ⁽⁴⁾	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V, 3 V	30			μs
I _{VMID}	Current into divider at channel 11 ⁽⁴⁾	ADC10ON = 1, INCHx = 0Bh	2.2 V			N/A	μA
			3 V			N/A	
V _{MID}	V _{CC} divider at channel 11	ADC10ON = 1, INCHx = 0Bh, V _{MID} ≈ 0.5 × V _{CC}	2.2 V	1.06	1.1	1.14	V
			3 V	1.46	1.5	1.54	
t _{VMID(sample)}	Sample time required if channel 11 is selected ⁽⁵⁾	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V	1400			ns
			3 V	1220			

- (1) The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1), or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).
- (2) The following formula can be used to calculate the temperature sensor output voltage:

$$V_{\text{Sensor, typ}} = TC_{\text{Sensor}} (273 + T [^{\circ}\text{C}]) + V_{\text{Offset, sensor}} [\text{mV}]$$
or

$$V_{\text{Sensor, typ}} = TC_{\text{Sensor}} T [^{\circ}\text{C}] + V_{\text{Sensor}}(T_A = 0^{\circ}\text{C}) [\text{mV}]$$
- (3) Results based on characterization and/or production test, not TC_{Sensor} or V_{Offset, sensor}.
- (4) No additional current is needed. The V_{MID} is used during sampling.
- (5) The on time, t_{VMID(on)}, is included in the sampling time, t_{VMID(sample)}; no additional on time is needed.

8.41 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC} (PGM/ERASE)	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V, 3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V, 3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V, 3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V, 3.6 V	20			ms
	Program and erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C		15			years
t _{Word}	Word or byte program time	(2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	(2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	(2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	(2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	(2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	(2)			4819		t _{FTG}

- (1) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
- (2) These values are hardwired into the flash controller's state machine (t_{FTG} = 1/f_{FTG}).

8.42 RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _(RAMh)	RAM retention supply voltage ⁽¹⁾	CPU halted	1.6		V

- (1) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

8.43 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency		2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length		2.2 V, 3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)		2.2 V, 3 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time		2.2 V, 3 V	15		100	μs
f _{TCK}	TCK input frequency ⁽²⁾		2.2 V	0		5	MHz
			3 V	0		10	MHz
R _{Internal}	Internal pulldown resistance on TEST		2.2 V, 3 V	25	60	90	kΩ

(1) Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

(2) f_{TCK} may be restricted to meet the timing requirements of the module selected.

8.44 JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V _{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

9 I/O Port Schematics

9.1 Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger




Table 16. Port P1 (P1.0 to P1.3) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P1DIR.x	P1SEL.x
P1.0/TACLK/ADC10CLK	0	P1.0 ⁽¹⁾	I: 0; O: 1	0
		Timer_A3.TACLK	0	1
		ADC10CLK	1	1
P1.1/TA0	1	P1.1 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_A3.CCI0A	0	1
		Timer_A3.TA0	1	1
P1.2/TA1	2	P1.2 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_A3.CCI1A	0	1
		Timer_A3.TA1	1	1
P1.3/TA2	3	P1.3 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_A3.CCI2A	0	1
		Timer_A3.TA2	1	1

(1) Default after reset (PUC or POR)

9.2 Port P1 Pin Schematic: P1.4 to P1.6, Input/Output With Schmitt Trigger and In-System Access Features




Table 17. Port P1 (P1.4 to P1.6) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
			P1DIR.x	P1SEL.x	4-Wire JTAG
P1.4/SMCLK/TCK	4	P1.4 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		SMCLK	1	1	0
		TCK	X	X	1
P1.5/TA0/TMS	5	P1.5 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		Timer_A3.TA0	1	1	0
		TMS	X	X	1
P1.6/TA1/TDI/TCLK	6	P1.6 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		Timer_A3.TA1	1	1	0
		TDI/TCLK ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Function controlled by JTAG

9.3 Port P1 Pin Schematic: P1.7, Input/Output With Schmitt Trigger and In-System Access Features




Table 18. Port P1 (P1.7) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
			P1DIR.x	P1SEL.x	4-Wire JTAG
P1.7/TA2/TDO/TDI	7	P1.7 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		Timer_A3.TA2	1	1	0
		TDO/TDI ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Function controlled by JTAG

9.4 Port P2 Pin Schematic: P2.0, P2.2, Input/Output With Schmitt Trigger




Table 19. Port P2 (P2.0, P2.2) Pin Functions

Pin Name (P2.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P2DIR.x	P2SEL.x	ADC10AE0.y
P2.0/ACLK/A0	0	0	P2.0 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			ACLK	1	1	0
			A0 ⁽³⁾	X	X	1
P2.2/TA0/A2	2	2	P2.2 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_A3.CCI0B	0	1	0
			Timer_A3.TA0	1	1	0
			A2 ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.5 Port P2 Pin Schematic: P2.1, Input/Output With Schmitt Trigger




Table 20. Port P2 (P2.1) Pin Functions

PIN NAME (P2.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P2DIR.x	P2SEL.x	ADC10AE0.y
P2.1/TAINCLK/SMCLK/A1	1	1	P2.1 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_A3.INCLK	0	1	0
			SMCLK	1	1	0
			A1 ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.6 Port P2 Pin Schematic: P2.3, Input/Output With Schmitt Trigger




Table 21. Port P2 (P2.3) Pin Functions

PIN NAME (P2.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P2DIR.x	P2SEL.x	ADC10AE0.y
P2.3/TA1/A3/V _{REF-} /V _{eREF-}	3	3	P2.3 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_A3.CCI1B	0	1	0
			Timer_A3.TA1	1	1	0
			A3/V _{REF-} /V _{eREF-} ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.7 Port P2 Pin Schematic: P2.4, Input/Output With Schmitt Trigger




Table 22. Port P2 (P2.4) Pin Functions

PIN NAME (P2.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P2DIR.x	P2SEL.x	ADC10AE0.y
P2.4/TA2/A4/V _{REF+} /V _{eREF+}	4	4	P2.4 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_A3.TA2	1	1	0
			A4/V _{REF+} /V _{eREF+} ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.8 Port P2 Pin Schematic: P2.5, Input/Output With Schmitt Trigger and External R_{OSC} for DCO




Table 23. Port P2 (P2.5) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
			P2DIR.x	P2SEL.x	DCOR
P2.5/R _{OSC}	5	P2.5 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		N/A ⁽³⁾	0	1	0
		DV _{SS}	1	1	0
		R _{OSC}	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) N/A = Not available or not applicable

9.9 Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger and Crystal Oscillator Input




Table 24. Port P2 (P2.6) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾	
			P2DIR.x	P2SEL.x
P2.6/XIN	6	P2.6 (I/O)	I: 0; O: 1	0
		XIN ⁽²⁾	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

9.10 Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger and Crystal Oscillator Output




Table 25. Port P2 (P2.7) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾	
			P2DIR.x	P2SEL.x
XOUT/P2.7	7	P2.7 (I/O)	I: 0; O: 1	0
		XOUT ⁽²⁾ (3)	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) If the pin XOUT/P2.7 is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.

9.11 Port P3 Pin Schematic: P3.0, Input/Output With Schmitt Trigger




Table 26. Port P3 (P3.0) Pin Functions

PIN NAME (P1.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P3DIR.x	P3SEL.x	ADC10AE0.y
P3.0/UCB0STE/ UCA0CLK/A5	0	5	P3.0 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			UCB0STE/UCA0CLK ⁽³⁾ ⁽⁴⁾	X	1	0
			A5 ⁽⁵⁾	X	X	1

- (1) X = Don't care
- (2) Default after reset (PUC or POR)
- (3) The pin direction is controlled by the USCI module.
- (4) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI_B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (5) Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.12 Port P3 Pin Schematic: P3.1 to P3.5, Input/Output With Schmitt Trigger




Table 27. Port P3 (P3.1 to P3.5) Pin Functions

PIN NAME (P3.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾	
			P3DIR.x	P3SEL.x
P3.1/UCB0SIMO/UCB0SDA	1	P3.1 ⁽²⁾ (I/O)	I: 0; O: 1	0
		UCB0SIMO/UCB0SDA ⁽³⁾	X	1
P3.2/UCB0SOMI/UCB0SCL	2	P3.2 ⁽²⁾ (I/O)	I: 0; O: 1	0
		UCB0SOMI/UCB0SCL ⁽³⁾	X	1
P3.3/UCB0CLK/UCA0STE	3	P3.3 ⁽²⁾ (I/O)	I: 0; O: 1	0
		UCB0CLK/UCA0STE ^{(3) (4)}	X	1
P3.4/UCA0TXD/UCA0SIMO	4	P3.4 ⁽²⁾ (I/O)	I: 0; O: 1	0
		UCA0TXD/UCA0SIMO ⁽³⁾	X	1
P3.5/UCA0RXD/UCA0SOMI	5	P3.5 ⁽²⁾ (I/O)	I: 0; O: 1	0
		UCA0RXD/UCA0SOMI ⁽³⁾	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) The pin direction is controlled by the USCI module.

(4) UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI_A0 is forced to 3-wire SPI mode even if 4-wire SPI mode is selected.

9.13 Port P3 Pin Schematic: P3.6 to P3.7, Input/Output With Schmitt Trigger




Table 28. Port P3 (P3.6, P3.7) Pin Functions

PIN NAME (P3.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P3DIR.x	P3SEL.x	ADC10AE0.y
P3.6/A6	6	6	P3.6 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		A6 ⁽³⁾		X	X	1
P3.7/A7	7	7	P3.7 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
		A7 ⁽³⁾		X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.14 Port P4 Pin Schematic: P4.0 to P4.2, Input/Output With Schmitt Trigger





Table 29. Port P4 (P4.0 to P4.2) Pin Functions

PIN NAME (P4.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P4DIR.x	P4SEL.x
P4.0/TB0	0	P4.0 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_B3.CCI0A	0	1
		Timer_B3.TB0	1	1
P4.1/TB1	1	P4.1 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_B3.CCI1A	0	1
		Timer_B3.TB1	1	1
P4.2/TB2	2	P4.2 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_B3.CCI2A	0	1
		Timer_B3.TB2	1	1

(1) Default after reset (PUC or POR)

9.15 Port P4 Pin Schematic: P4.3 to P4.4, Input/Output With Schmitt Trigger



Port P4 Pin Schematic: P4.3 to P4.4, Input/Output With Schmitt Trigger (continued)**Table 30. Port P4 (P4.3 to P4.4) Pin Functions**

PIN NAME (P4.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P4DIR.x	P4SEL.x	ADC10AE1.y
P4.3/TB0/A12	3	4	P4.3 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_B3.CCI0B	0	1	0
			Timer_B3.TB0	1	1	0
			A12 ⁽³⁾	X	X	1
P4.4/TB1/A13	4	5	P4.4 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_B3.CCI1B	0	1	0
			Timer_B3.TB1	1	1	0
			A13 ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE1.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.16 Port P4 Pin Schematic: P4.5, Input/Output With Schmitt Trigger




Table 31. Port P4 (P4.5) Pin Functions

PIN NAME (P4.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P4DIR.x	P4SEL.x	ADC10AE1.y
P4.5/TB3/A14	5	6	P4.5 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			Timer_B3.TB2	1	1	0
			A14 ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE1.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.17 Port P4 Pin Schematic: P4.6, Input/Output With Schmitt Trigger




Table 32. Port P4 (P4.6) Pin Functions

PIN NAME (P4.x)	x	y	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
				P4DIR.x	P4SEL.x	ADC10AE1.y
P4.6/TBOUTH/A15	6	7	P4.6 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
			TBOUTH	0	1	0
			DV _{SS}	1	1	0
			A15 ⁽³⁾	X	X	1

(1) X = Don't care

(2) Default after reset (PUC or POR)

(3) Setting the ADC10AE1.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

9.18 Port P4 Pin Schematic: P4.7, Input/Output With Schmitt Trigger




Table 33. Port P4 (Pr.7) Pin Functions

PIN NAME (P4.x)	x	FUNCTION	CONTROL BITS OR SIGNALS	
			P4DIR.x	P4SEL.x
P4.7/TBCLK	7	P4.7 ⁽¹⁾ (I/O)	I: 0; O: 1	0
		Timer_B3.TBCLK	0	1
		DV _{SS}	1	1

(1) Default after reset (PUC or POR)

9.19 JTAG Fuse Check Mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is again taken low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current flows only when the fuse check mode is active and the TMS pin is in a low state (see [Figure 26](#)). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 26. Fuse Check Mode Current

NOTE

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the [Bootstrap Loader](#) section for more information.

10 器件和文档支持

10.1 器件支持

10.1.1 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430™ MCU devices and support tools. Each MSP430™ MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5259). Texas Instruments recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

PMS – Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

MSP – Fully qualified production device

Support tool development evolutionary flow:

MSPX – Development-support product that has not yet completed Texas Instruments internal qualification testing.

MSP – Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). [Figure 27](#) provides a legend for reading the complete device name for any family member.

器件支持 (continued)




Figure 27. Device Nomenclature

10.2 文档支持

10.2.1 相关文档

以下文档描述了 MSP430F22x2 器件。在 www.ti.com 上提供这些文档的副本。

SLAU144 《MSP430x2xx 系列用户指南》。这款器件系列内所提供模块和外设的详细信息。

SLAZ168 **MSP430F2272** 器件勘误表。说明了 MSP430F2272 器件功能技术规格的已知例外情况。

SLAZ166 **MSP430F2252** 器件勘误表。说明了 MSP430F2252 器件功能技术规格的已知例外情况。

10.3 相关链接

Table 34 列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件，以及样片与购买的快速访问。

Table 34. 相关链接

器件	产品文件夹	样片与购买	技术文章	工具与软件	支持与社区
MSP430F2272-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
MSP430F2252-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

10.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

10.5 Trademarks

MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

11 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 要获得这份数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F2252TRHARQ1	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	F2252 TQ1	Samples
MSP430F2272TRHARQ1	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	F2272 TQ1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430F2252-Q1 :

- Catalog: [MSP430F2252](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2252TRHARQ1	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
MSP430F2272TRHARQ1	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2252TRHARQ1	VQFN	RHA	40	2500	356.0	356.0	35.0
MSP430F2272TRHARQ1	VQFN	RHA	40	2500	356.0	356.0	35.0

GENERIC PACKAGE VIEW


RHA 40

VQFN - 1 mm max height

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RHA0040B

VQFN - 1 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:12X



NON SOLDER MASK
DEFINED
(PREFERRED)



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4219052/A 06/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RHA0040B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:
72% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:12X

4219052/A 06/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司