

MUX50x 36V 低电容、低泄漏电流、高精度模拟多路复用器


1 特性

- 低导通电容
 - MUX506: 13.5pF
 - MUX507: 8.7pF
- 低输入泄漏: 1pA
- 低电荷注入: 0.31pC
- 轨到轨运行
- 宽电源电压范围: $\pm 5V$ 至 $\pm 18V$ 或 $10V$ 至 $36V$
- 低导通电阻: 125 Ω
- 转换时间: 97ns
- 先断后合开关操作
- EN 引脚与 V_{DD} 相连
- 逻辑电平: $2V$ 至 V_{DD}
- 低电源电流: 45 μA
- ESD 保护 HBM: 2000V
- 行业标准 TSSOP/SOIC 封装

2 应用

- 工厂自动化和工业过程控制
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 自动测试设备 (ATE)
- 数字万用表
- 电池监控系统

简化电路原理图



3 说明

MUX506 和 MUX507 (MUX50x) 是现代互补金属氧化物半导体 (CMOS) 模拟多路复用器 (MUX)。MUX506 提供 16:1 单端通道, 而 MUX507 提供 8:1 差分通道或双 8:1 单端通道。MUX506 和 MUX507 在由双电源 ($\pm 5V$ 至 $\pm 18V$) 或单电源 ($10V$ 至 $36V$) 供电时均能正常运行。这些器件在由对称电源 (如 $V_{DD} = 12V$, $V_{SS} = -12V$) 和非对称电源 (如 $V_{DD} = 12V$, $V_{SS} = -5V$) 供电时也能保证优异性能。所有数字输入具有兼容晶体管-晶体管逻辑电路 (TTL) 的阈值。当器件在有效电源电压范围内运行时, 该阈值可保证 TTL 和 CMOS 逻辑电路的兼容性。


MUX506 和 MUX507 的导通和关断泄漏电流较低, 允许此类多路复用器以最小误差转换高输入阻抗源传输的信号。电源电流低至 45 μA , 支持其应用于功耗敏感型应用。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
MUX506	TSSOP (28)	9.70mm x 6.40mm
MUX507	SOIC (28)	17.9mm x 7.50mm

(1) 要了解所有可用封装, 请参见数据表末尾的封装选项附录。

泄漏电流与温度间的关系



目录

1	特性	1	7.11	Bandwidth	23
2	应用	1	7.12	THD + Noise	23
3	说明	1	8	Detailed Description	24
4	修订历史记录	2	8.1	Overview	24
5	Pin Configuration and Functions	3	8.2	Functional Block Diagram	24
6	Specifications	6	8.3	Feature Description	25
6.1	Absolute Maximum Ratings	6	8.4	Device Functional Modes	27
6.2	ESD Ratings	6	9	Application and Implementation	28
6.3	Recommended Operating Conditions	6	9.1	Application Information	28
6.4	Thermal Information	7	9.2	Typical Application	28
6.5	Electrical Characteristics: Dual Supply	7	10	Power Supply Recommendations	30
6.6	Electrical Characteristics: Single Supply	9	11	Layout	31
6.7	Typical Characteristics	11	11.1	Layout Guidelines	31
7	Parameter Measurement Information	16	11.2	Layout Example	31
7.1	Truth Tables	16	12	器件和文档支持	33
7.2	On-Resistance	17	12.1	文档支持	33
7.3	Off Leakage	17	12.2	相关链接	33
7.4	On-Leakage Current	18	12.3	接收文档更新通知	33
7.5	Transition Time	18	12.4	社区资源	33
7.6	Break-Before-Make Delay	19	12.5	商标	33
7.7	Turn-On and Turn-Off Time	20	12.6	静电放电警告	33
7.8	Charge Injection	21	12.7	Glossary	33
7.9	Off Isolation	22	13	机械、封装和可订购信息	33
7.10	Channel-to-Channel Crosstalk	22			


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (November 2016) to Revision A	Page
• 已更改 将特性 列表中的转换时间从 85ns 更改成了 97ns	1
• 已添加 在特性 和器件信息 部分中添加了 SOIC 封装	1
• Added the DW (SOIC) package to the <i>Pin Configuration and Functions</i> section	3
• Added SOIC package to the <i>Thermal Information</i> table	7
• Changed Transition time Typ value From 85: ns To: 97ns for ± 15 V supplies in the <i>Electrical Characteristics: Dual Supply</i> table	8
• Added additional specifications for the SOIC packages (Q_J , Off-isolation, and channel-to-channel crosstalk) for ± 15 V supplies in <i>Electrical Characteristics: Dual Supply</i>	8
• Changed Transition time Typ value From: 91 To: 102 ns for 12 V supply in the <i>Electrical Characteristics: Single Supply</i> table	10
• Added additional specifications for the SOIC packages (Q_J , Off-isolation, and channel-to-channel crosstalk) for 12 V supply in <i>Electrical Characteristics: Single Supply</i>	10
• Added NOTE to the <i>Application and Implementation</i> section	28

5 Pin Configuration and Functions

**MUX506: PW and DW Packages
28-Pin TSSOP and SOIC
Top View**



Pin Functions: MUX506


PIN		FUNCTION	DESCRIPTION
NAME	NO.		
A0	17	Digital input	Address line 0
A1	16	Digital input	Address line 1
A2	15	Digital input	Address line 2
A3	14	Digital input	Address line 3
D	28	Analog input or output	Drain pin. Can be an input or output.
EN	18	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[3:0] logic inputs determine which switch is turned on.
GND	12	Power supply	Ground (0 V) reference
NC	2, 3, 13	No connect	Do not connect
S1	19	Analog input or output	Source pin 1. Can be an input or output.
S2	20	Analog input or output	Source pin 2. Can be an input or output.
S3	21	Analog input or output	Source pin 3. Can be an input or output.
S4	22	Analog input or output	Source pin 4. Can be an input or output.
S5	23	Analog input or output	Source pin 5. Can be an input or output.
S6	24	Analog input or output	Source pin 6. Can be an input or output.
S7	25	Analog input or output	Source pin 7. Can be an input or output.
S8	26	Analog input or output	Source pin 8. Can be an input or output.
S9	11	Analog input or output	Source pin 9. Can be an input or output.

MUX506, MUX507

ZHCSFU9A –NOVEMBER 2016–REVISED NOVEMBER 2017

www.ti.com.cn
Pin Functions: MUX506 (continued)

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
S10	10	Analog input or output	Source pin 10. Can be an input or output.
S11	9	Analog input or output	Source pin 11. Can be an input or output.
S12	8	Analog input or output	Source pin 12. Can be an input or output.
S13	7	Analog input or output	Source pin 13. Can be an input or output.
S14	6	Analog input or output	Source pin 14. Can be an input or output.
S15	5	Analog input or output	Source pin 15. Can be an input or output.
S16	4	Analog input or output	Source pin 16. Can be an input or output.
VDD	1	Power supply	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND.
VSS	27	Power supply	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VSS and GND.

**MUX507: PW and DW Package
28-Pin TSSOP and SOIC
Top View**

Pin Functions: MUX507

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
A0	17	Digital input	Address line 0
A1	16	Digital input	Address line 1
A2	15	Digital input	Address line 2
DA	28	Analog input or output	Drain pin A. Can be an input or output.

Pin Functions: MUX507 (continued)

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
DB	2	Analog input or output	Drain pin B. Can be an input or output.
EN	18	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[2:0] logic inputs determine which pair of switches is turned on.
GND	12	Power supply	Ground (0 V) reference
NC	3, 13, 14	No connect	Do not connect
S1A	19	Analog input or output	Source pin 1A. Can be an input or output.
S2A	20	Analog input or output	Source pin 2A. Can be an input or output.
S3A	21	Analog input or output	Source pin 3A. Can be an input or output.
S4A	22	Analog input or output	Source pin 4A. Can be an input or output.
S5A	23	Analog input or output	Source pin 5A. Can be an input or output.
S6A	24	Analog input or output	Source pin 6A. Can be an input or output.
S7A	25	Analog input or output	Source pin 7A. Can be an input or output.
S8A	26	Analog input or output	Source pin 8A. Can be an input or output.
S1B	11	Analog input or output	Source pin 1B. Can be an input or output.
S2B	10	Analog input or output	Source pin 2B. Can be an input or output.
S3B	9	Analog input or output	Source pin 3B. Can be an input or output.
S4B	8	Analog input or output	Source pin 4B. Can be an input or output.
S5B	7	Analog input or output	Source pin 5B. Can be an input or output.
S6B	6	Analog input or output	Source pin 6B. Can be an input or output.
S7B	5	Analog input or output	Source pin 7B. Can be an input or output.
S8B	4	Analog input or output	Source pin 8B. Can be an input or output.
VDD	1	Power supply	Positive power supply. This pin is the most positive power supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND.
VSS	27	Power supply	Negative power supply. This pin is the most negative power supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VSS and GND.

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Voltage	Supply	V_{DD}	-0.3	40	V
		V_{SS}	-40	0.3	
		$V_{DD} - V_{SS}$		40	
	Digital pins ⁽²⁾ : EN, A0, A1, A2, A3	$V_{SS} - 0.3$	$V_{DD} + 0.3$		
	Analog pins ⁽²⁾ : Sx, SxA, SxB, D, DA, DB	$V_{SS} - 2$	$V_{DD} + 2$		
Current ⁽³⁾		-30	30	mA	
Temperature	Operating, T_A	-55	150	°C	
	Junction, T_J		150		
	Storage, T_{stg}	-65	150		

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltage limits are valid if current is limited to ± 30 mA.

(3) Only one pin at a time.

6.2 ESD Ratings

		VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DD} ⁽¹⁾	Positive power-supply voltage	Dual supply	5	18	V
		Single supply	10	36	
V_{SS} ⁽²⁾	Negative power-supply voltage (dual supply)	-5		-18	V
$V_{DD} - V_{SS}$	Supply voltage	10		36	V
V_S	Source pins voltage ⁽³⁾	V_{SS}		V_{DD}	V
V_D	Drain pins voltage	V_{SS}		V_{DD}	V
V_{EN}	Enable pin voltage	V_{SS}		V_{DD}	V
V_A	Address pins voltage	V_{SS}		V_{DD}	V
I_{CH}	Channel current ($T_A = 25^\circ\text{C}$)	-25		25	mA
T_A	Operating temperature	-40		125	°C

(1) When $V_{SS} = 0$ V, V_{DD} can range from 10 V to 36 V.

(2) V_{DD} and V_{SS} can be any value as long as $10\text{ V} \leq (V_{DD} - V_{SS}) \leq 36\text{ V}$.

(3) V_S is the voltage on all the S pins.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		MUX50x		UNIT
		PW (TSSOP)	DW (SOIC)	
		28 PINS	28 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	79.8	53.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	24.0	30.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	37.6	28.5	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.2	9.0	°C/W
ψ _{JB}	Junction-to-board characterization parameter	37.1	28.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics: Dual Supply

at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = -15 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ANALOG SWITCH								
Analog signal range		T _A = -40°C to +125°C	V _{SS}		V _{DD}	V		
R _{ON}	On-resistance	V _S = 0 V, I _S = -1 mA		125	170	Ω		
		V _S = ±10 V, I _S = -1 mA		145	200			
			T _A = -40°C to +85°C				230	
			T _A = -40°C to +125°C				250	
ΔR _{ON}	On-resistance mismatch between channels	V _S = ±10 V, I _S = -1 mA		6	9	Ω		
			T _A = -40°C to +85°C				14	
			T _A = -40°C to +125°C				16	
R _{FLAT}	On-resistance flatness	V _S = 10 V, 0 V, -10 V		20	45	Ω		
			T _A = -40°C to +85°C				53	
			T _A = -40°C to +125°C				58	
On-resistance drift		V _S = 0 V		0.62		Ω/°C		
I _{S(OFF)}	Input leakage current	Switch state is off, V _S = ±10 V, V _D = ±10 V ⁽¹⁾		-1	-0.001	1	nA	
			T _A = -40°C to +85°C					10
			T _A = -40°C to +125°C					25
I _{D(OFF)}	Output off-leakage current	Switch state is off, V _S = ±10 V, V _D = ±10 V ⁽¹⁾		-1	-0.01	1	nA	
			T _A = -40°C to +85°C					10
			T _A = -40°C to +125°C					25
I _{D(ON)}	Output on-leakage current	Switch state is on, V _D = ±10 V, V _S = floating		-1	-0.01	1	nA	
			T _A = -40°C to +85°C					10
			T _A = -40°C to +125°C					50
LOGIC INPUT								
V _{IH}	Logic voltage high		2			V		
V _{IL}	Logic voltage low				0.8	V		
I _D	Input current				0.1	μA		

(1) When V_S is positive, V_D is negative, and vice versa.

Electrical Characteristics: Dual Supply (continued)

 at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SWITCH DYNAMICS⁽²⁾							
t_{ON}	Enable turn-on time	$V_S = \pm 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		82	136	ns
			$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			145	
						151	
t_{OFF}	Enable turn-off time	$V_S = \pm 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		63	78	ns
			$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			89	
						97	
t_t	Transition time	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		97	143	ns
			$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			151	
						157	
t_{BBM}	Break-before-make time delay	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		30	54		ns
Q_J	Charge injection	$C_L = 1\text{ nF}$, $R_S = 0\ \Omega$	$V_S = 0\text{ V}$	TSSOP package		0.31	pC
				SOIC package		0.67	
			$V_S = -15\text{ V to } +15\text{ V}$	TSSOP package		± 0.9	
				SOIC package		± 1.1	
Off-isolation	$R_L = 50\ \Omega$, $V_S = 1\text{ V}_{RMS}$, $f = 1\text{ MHz}$	Nonadjacent channel to D, DA, DB	TSSOP package		-98	dB	
			SOIC package		-94		
		Adjacent channel to D, DA, DB	TSSOP package		-94		
			SOIC package		-88		
Channel-to-channel crosstalk	$R_L = 50\ \Omega$, $V_S = 1\text{ V}_{RMS}$, $f = 1\text{ MHz}$	Nonadjacent channels	TSSOP package		-100	dB	
			SOIC package		-96		
		Adjacent channels	TSSOP package		-88		
			SOIC package		-83		
$C_{S(OFF)}$	Input off-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$			2.1	3	pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	MUX506		11.1	12.2	pF
			MUX507		6.4	7.5	
$C_{S(ON)}$, $C_{D(ON)}$	Output on-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	MUX506		13.5	15	pF
			MUX507		8.7	10.2	
POWER SUPPLY							
V_{DD} supply current	All $V_A = 0\text{ V}$ or 3.3 V , $V_S = 0\text{ V}$, $V_{EN} = 3.3\text{ V}$,	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		45	59	μA	
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			62		
					85		
V_{SS} supply current	All $V_A = 0\text{ V}$ or 3.3 V , $V_S = 0\text{ V}$, $V_{EN} = 3.3\text{ V}$,	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		26	34	μA	
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			37		
					58		

(2) Specified by design; not subject to production testing.

6.6 Electrical Characteristics: Single Supply

 at $T_A = 25^\circ\text{C}$, $V_{DD} = 12\text{ V}$, and $V_{SS} = 0\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG SWITCH							
Analog signal range		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		V_{SS}		V_{DD}	V
R_{ON}	On-resistance	$V_S = 10\text{ V}$, $I_S = -1\text{ mA}$	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		235	340	Ω
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			390	
						430	
ΔR_{ON}	On-resistance match	$V_S = 10\text{ V}$, $I_S = -1\text{ mA}$			7	20	Ω
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			35	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			40	
On-resistance drift		$V_S = 10\text{ V}$			1.07		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Input leakage current	Switch state is off, $V_S = 1\text{ V}$ and $V_D = 10\text{ V}$, or $V_S = 10\text{ V}$ and $V_D = 1\text{ V}$ ⁽¹⁾	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-1	0.001	1	nA
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-10		10	
				-25		25	
$I_{D(OFF)}$	Output off leakage current	Switch state is off, $V_S = 1\text{ V}$ and $V_D = 10\text{ V}$, or $V_S = 10\text{ V}$ and $V_D = 1\text{ V}$ ⁽¹⁾	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-1	0.01	1	nA
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-10		10	
				-25		25	
$I_{D(ON)}$	Output on leakage current	Switch state is on, $V_D = 1\text{ V}$ and 10 V , $V_S =$ floating	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-1	0.02	1	nA
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-10		10	
				-50		50	
LOGIC INPUT							
V_{IH}	Logic voltage high			2.0			V
V_{IL}	Logic voltage low					0.8	V
I_D	Input current					0.1	μA

 (1) When V_S is 1 V, V_D is 10 V, and vice versa.

MUX506, MUX507

ZHCSFU9A – NOVEMBER 2016 – REVISED NOVEMBER 2017

www.ti.com.cn
Electrical Characteristics: Single Supply (continued)

 at $T_A = 25^\circ\text{C}$, $V_{DD} = 12\text{ V}$, and $V_{SS} = 0\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SWITCH DYNAMIC CHARACTERISTICS⁽²⁾							
t_{ON}	Enable turn-on time	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$			90	145	ns
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			145	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			149	
t_{OFF}	Enable turn-off time	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$			66	84	ns
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			94	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			102	
t_t	Transition time	$V_S = 8\text{ V}$, $C_L = 35\text{ pF}$			107	147	ns
		$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$,	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			153	
		$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$,	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			155	
t_{BBM}	Break-before-make time delay	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		30	54		ns
Q_J	Charge injection	$C_L = 1\text{ nF}$, $R_S = 0\ \Omega$	$V_S = 6\text{ V}$	TSSOP package	0.12		pC
				SOIC package	0.38		
			$V_S = 0\text{ V}$ to 12 V	TSSOP	± 0.17		
				SOIC package	± 0.48		
Off-isolation		$R_L = 50\ \Omega$, $V_S = 1\text{ V}_{RMS}$, $f = 1\text{ MHz}$	Nonadjacent channel to D, DA, DB	TSSOP package	-97		dB
				SOIC package	-94		
			Adjacent channel to D, DA, DB	TSSOP package	-94		
				SOIC package	-88		
Channel-to-channel crosstalk		$R_L = 50\ \Omega$, $V_S = 1\text{ V}_{RMS}$, $f = 1\text{ MHz}$	Nonadjacent channels	TSSOP package	-100		dB
				SOIC package	-99		
			Adjacent channels	TSSOP	-88		
				SOIC package	-83		
$C_{S(OFF)}$	Input off-capacitance	$f = 1\text{ MHz}$, $V_S = 6\text{ V}$			2.4	3.4	pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$, $V_S = 6\text{ V}$	MUX506		14	15.4	pF
			MUX507		7.8	9.1	
$C_{S(ON)}$, $C_{D(ON)}$	Output on-capacitance	$f = 1\text{ MHz}$, $V_S = 6\text{ V}$	MUX506		16.2	18	pF
			MUX507		9.9	11.6	
POWER SUPPLY							
V_{DD} supply current		All $V_A = 0\text{ V}$ or 3.3 V , $V_S = 0\text{ V}$, $V_{EN} = 3.3\text{ V}$			41	59	μA
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			62	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			83	
V_{SS} supply current		All $V_A = 0\text{ V}$ or 3.3 V , $V_S = 0\text{ V}$, $V_{EN} = 3.3\text{ V}$			22	34	μA
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			37	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			57	

(2) Specified by design, not subject to production test.

6.7 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




图 1. On-Resistance vs Source or Drain Voltage




图 2. On-Resistance vs Source or Drain Voltage




图 3. On-Resistance vs Source or Drain Voltage




图 4. On-Resistance vs Source or Drain Voltage




图 5. On-Resistance vs Source or Drain Voltage





图 6. On-Resistance vs Source or Drain Voltage


Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




MUX506, $V_{DD} = 15\text{ V}$, $V_{SS} = -15\text{ V}$

图 19. Capacitance vs Source Voltage




MUX507, $V_{DD} = 15\text{ V}$, $V_{SS} = -15\text{ V}$

图 20. Capacitance vs Source Voltage




MUX506, $V_{DD} = 30\text{ V}$, $V_{SS} = 0\text{ V}$

图 21. Capacitance vs Source Voltage




MUX507, $V_{DD} = 30\text{ V}$, $V_{SS} = 0\text{ V}$

图 22. Capacitance vs Source Voltage



MUX506, $V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$

图 23. Capacitance vs Source Voltage



MUX507, $V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$

图 24. Capacitance vs Source Voltage

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




图 25. Source Current vs Drain Current

7 Parameter Measurement Information

7.1 Truth Tables

表 1. MUX506

EN	A3	A2	A1	A0	ON-CHANNEL
0	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	0	0	Channel 1
1	0	0	0	1	Channel 2
1	0	0	1	0	Channel 3
1	0	0	1	1	Channel 4
1	0	1	0	0	Channel 5
1	0	1	0	1	Channel 6
1	0	1	1	0	Channel 7
1	0	1	1	1	Channel 8
1	1	0	0	0	Channel 9
1	1	0	0	1	Channel 10
1	1	0	1	0	Channel 11
1	1	0	1	1	Channel 12
1	1	1	0	0	Channel 13
1	1	1	0	1	Channel 14
1	1	1	1	0	Channel 15
1	1	1	1	1	Channel 16

(1) X denotes *don't care*.

表 2. MUX507

EN	A2	A1	A0	ON-CHANNEL
0	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	0	Channels 1A and 1B
1	0	0	1	Channels 2A and 2B
1	0	1	0	Channels 3A and 3B
1	0	1	1	Channels 4A and 4B
1	1	0	0	Channels 5A and 5B
1	1	0	1	Channels 6A and 6B
1	1	1	0	Channels 7A and 7B
1	1	1	1	Channels 8A and 8B

(1) X denotes *don't care*.

7.2 On-Resistance

The on-resistance of the MUX50x is the ohmic resistance across the source (Sx, SxA, or SxB) and drain (D, DA, or DB) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in 图 26. Voltage (V) and current (I_{CH}) are measured using this setup, and R_{ON} is computed as shown in 公式 1:

$$R_{ON} = V / I_{CH} \quad (1)$$




图 26. On-Resistance Measurement Setup

7.3 Off Leakage

There are two types of leakage currents associated with a switch during the OFF state:

1. Source off-leakage current
2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in 图 27




图 27. Off-Leakage Measurement Setup

7.4 On-Leakage Current

On-leakage current is defined as the leakage current that flows into or out of the drain pin when the switch is in the ON state. The source pin is left floating during the measurement. 图 28 shows the circuit used for measuring the on-leakage current, denoted by $I_{D(ON)}$.




图 28. On-Leakage Measurement Setup

7.5 Transition Time

Transition time is defined as the time taken by the output of the MUX50x to rise or fall to 90% of the transition after the digital address signal has fallen or risen to 50% of the transition. 图 29 shows the setup used to measure transition time, denoted by the symbol t_t .





图 29. Transition-Time Measurement Setup

7.6 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the MUX50x is switching. The MUX50x output first breaks from the ON-state switch before making the connection with the next ON-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 图 30 shows the setup used to measure break-before-make delay, denoted by the symbol t_{BBM} .




Copyright © 2016, Texas Instruments Incorporated

图 30. Break-Before-Make Delay Measurement Setup

7.7 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the MUX50x to rise to 90% final value after the enable signal has risen to 50% final value. 图 31 shows the setup used to measure turn-on time. Turn-on time is denoted by the symbol t_{ON} .

Turn off time is defined as the time taken by the output of the MUX50x to fall to 10% initial value after the enable signal has fallen to 50% initial value. 图 31 shows the setup used to measure turn-off time. Turn-off time is denoted by the symbol t_{OFF} .



Copyright © 2016, Texas Instruments Incorporated

图 31. Turn-On and Turn-Off Time Measurement Setup

7.8 Charge Injection

The MUX50x have a simple transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . 图 32 shows the setup used to measure charge injection.





图 32. Charge-Injection Measurement Setup

7.9 Off Isolation

Off isolation is defined as the voltage at the drain pin (D, DA, or DB) of the MUX50x when a 1- V_{RMS} signal is applied to the source pin (Sx, SxA, or SxB) of an off-channel. 图 33 shows the setup used to measure off isolation. Use 公式 2 to compute off isolation.




Copyright © 2017, Texas Instruments Incorporated

图 33. Off Isolation Measurement Setup

$$\text{Off Isolation} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_s} \right) \tag{2}$$

7.10 Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is defined as the voltage at the source pin (Sx, SxA, or SxB) of an off-channel, when a 1- V_{RMS} signal is applied at the source pin of an on-channel. 图 34 shows the setup used to measure channel-to-channel crosstalk. Use 公式 3 to compute, channel-to-channel crosstalk.



Copyright © 2017, Texas Instruments Incorporated

图 34. Channel-to-Channel Crosstalk Measurement Setup

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_s} \right) \tag{3}$$

7.11 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin of an on-channel, and the output measured at the drain pin of the MUX50x. 图 35 shows the setup used to measure bandwidth of the mux. Use 公式 4 to compute the attenuation.




图 35. Bandwidth Measurement Setup

$$\text{Attenuation} = 20 \cdot \text{Log} \left(\frac{V_2}{V_1} \right) \quad (4)$$

7.12 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the MUX50x varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. 图 36 shows the setup used to measure THD+N of the MUX50x.





图 36. THD+N Measurement Setup

8 Detailed Description

8.1 Overview

The MUX50x are a family of analog multiplexers. The *Functional Block Diagram* section provides a top-level block diagram of both the MUX506 and MUX507. The MUX506 is a 16-channel, single-ended, analog mux. The MUX507 is an 8-channel, differential or dual 8:1, single-ended, analog mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Ultralow Leakage Current

The MUX50x provide extremely low on- and off-leakage currents. The MUX50x are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. 图 37 shows typical leakage currents of the MUX50x versus temperature.





图 37. Leakage Current vs Temperature

8.3.2 Ultralow Charge Injection

The MUX50x have a simple transmission gate topology, as shown in 图 38. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.



Copyright © 2017, Texas Instruments Incorporated

图 38. Transmission Gate Topology

Feature Description (接下页)

The MUX50x have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 0.31 pC at $V_S = 0$ V, and ± 0.9 pC in the full signal range, as shown in 图 39.




图 39. Source-to-Drain Charge Injection

The drain-to-source charge injection becomes important when the device is used as a demultiplexer (demux), where D becomes the input and Sx becomes the output. 图 40 shows the drain-to-source charge injection across the full signal range.




图 40. Drain-to-Source Charge Injection

Feature Description (接下页)

8.3.3 Bidirectional Operation

The MUX50x are operable as both a mux and demux. The source (Sx, SxA, SxB) and drain (D, DA, DB) pins of the MUX50x are used either as input or output. Each MUX50x channel has very similar characteristics in both directions.

8.3.4 Rail-to-Rail Operation

The valid analog signal for the MUX50x ranges from V_{SS} to V_{DD} . The input signal to the MUX50x swings from V_{SS} to V_{DD} without any significant degradation in performance. The on-resistance of the MUX50x varies with input signal, as shown in 图 41




图 41. On-resistance vs Source or Drain Voltage

8.4 Device Functional Modes

When the EN pin of the MUX50x is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state irrespective of the state of the address lines. The EN pin can be connected to V_{DD} (as high as 36 V).

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The MUX50x family offers outstanding input/output leakage currents and ultra-low charge injection. These devices operate up to 36 V, and offer true rail-to-rail input and output. The on-capacitance of the MUX50x is very low. These features makes the MUX50x a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

9.2 Typical Application

图 42 shows a 16-bit, differential, 8-channel, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion and a high-voltage differential input. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision, high-voltage, signal-conditioning front end, and a 4-channel differential mux. This TI Precision Design details the process for optimizing the precision, high-voltage, front-end drive circuit using the MUX507, OPA192 and OPA140 to achieve excellent dynamic performance and linearity with the ADS8864.




图 42. 16-Bit Precision Multiplexed Data-Acquisition System for High-Voltage Inputs With Lowest Distortion

9.2.1 Design Requirements

The primary objective is to design a ± 20 V, differential, 8-channel, multiplexed, data-acquisition system with lowest distortion using the 16-bit ADS8864 at a throughput of 400 kSPS for a 10-kHz, full-scale, pure, sine-wave input. The design requirements for this block design are:

- System supply voltage: ± 15 V
- ADC supply voltage: 3.3 V
- ADC sampling rate: 400 kSPS
- ADC reference voltage (REFP): 4.096 V
- System input signal: A high-voltage differential input signal with a peak amplitude of 20 V and frequency (f_{IN}) of 10 kHz are applied to each differential input of the mux.

Typical Application (接下页)

9.2.2 Detailed Design Procedure

The purpose of this precision design is to design an optimal, high-voltage, multiplexed, data-acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in 图 42. The circuit is a multichannel, data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, attenuating SAR ADC driver, and the reference driver. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution. This design systematically approaches each analog circuit block to achieve a 16-bit settling for a full-scale input stage voltage and linearity for a 10-kHz sinusoidal input signal at each input channel. Detailed design considerations and component selection procedure can be found in the TI Precision Design [TIPD151](#), *16-Bit, 400-kSPS, 4-Channel Multiplexed Data-Acquisition System for High-Voltage Inputs with Lowest Distortion*.

9.2.3 Application Curve




图 43. ADC 16-Bit Linearity Error for the Multiplexed Data-Acquisition Block

10 Power Supply Recommendations

The MUX50x operates across a wide supply range of ± 5 V to ± 18 V (10 V to 36 V in single-supply mode). The devices also perform well with unsymmetric supplies such as $V_{DD} = 12$ V and $V_{SS} = -5$ V. For reliable operation, use a supply decoupling capacitor ranging between 0.1 μ F to 10 μ F at both the VDD and VSS pins to ground.

The on-resistance of the MUX50x varies with supply voltage, as illustrated in [图 44](#)




图 44. On-Resistance Variation With Supply and Input Voltage

11 Layout

11.1 Layout Guidelines

图 45 illustrates an example of a PCB layout with the MUX506IPW, and 图 46 illustrates an example of a PCB layout with MUX507IPW.

Some key considerations are:

1. Decouple the VDD and VSS pins with a 0.1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} and V_{SS} supplies.
2. Keep the input lines as short as possible. In case of the differential signal, make sure the A inputs and B inputs are as symmetric as possible.
3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

11.2 Layout Example




图 45. MUX506IPW Layout Example

MUX506, MUX507

ZHCSFU9A –NOVEMBER 2016–REVISED NOVEMBER 2017

www.ti.com.cn

Layout Example (接下页)




图 46. MUX507IPW Layout Example

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

- 《[ADS8864 16 位、400kSPS 串行接口、低功耗、微型、单端输入、SAR 模数转换器](#)》（文献编号：SBAS572）
- 《[采用 e-trim 技术的 36V、轨到轨输入/输出、低失调电压、低输入偏置电流 OPAx192 运算放大器](#)》（文献编号：SBOS620）
- 《[OPAx140 高精度、低噪声、轨到轨输出、11MHz JFET 运算放大器](#)》（文献编号：SBOS498）

12.2 相关链接

下面的表格中列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 3. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区
MUX506	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
MUX507	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.3 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MUX506IDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX506DA	Samples
MUX506IPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX506A	Samples
MUX506IPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX506A	Samples
MUX507IDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX507DA	Samples
MUX507IPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX507A	Samples
MUX507IPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX507A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MUX506IDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MUX506IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MUX507IDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MUX507IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MUX506IDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MUX506IPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MUX507IDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MUX507IPWR	TSSOP	PW	28	2000	350.0	350.0	43.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
MUX506IPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MUX507IPW	PW	TSSOP	28	50	530	10.2	3600	3.5

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




4040000-6/G 01/11

- NOTES:
- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-013 variation AE.

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Refer to IPC7351 for alternate board design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




4040064-7/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate design.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司