TEXAS INSTRUMENTS

OPA180, OPA2180, OPA4180

ZHCS509E −NOVEMBER 2011−REVISED JUNE 2018

OPAx180 0.1μV/°C 漂移、低噪声、轨至轨输出、36V 零漂移运算放大器

1 特性

- 低失调电压：75μV（最大值）
- 零漂移：0.1μV/°C
- 低噪声：10 nV/√Hz
- 极低 1/f 噪声
- 出色的直流精度：
  - 电源抑制比 (PSRR)：126dB
  - 共模抑制比 (CMRR)：114dB
  - 开环路增益 (A_{OL})：120dB
- 静态电流：525μA（最大值）
- 宽电源电压：±2V 至 ±18V
- 轨至轨输出：
  输入包括负电源轨
- 低偏置电流：250pA（典型值）
- 已过滤射频干扰 (RFI) 的输入
- 微型尺寸封装

2 应用范围

- 桥式放大器
- 应力计
- 测试设备
- 传感器 应用
- 温度测量
- 电子称
- 医疗仪表
- 电阻式温度检测器
- 精密有源滤波器

3 说明

OPA180、OPA2180 和 OPA4180 运算放大器采用 TI 的专有零漂移技术，可同时提供低失调电压 (75μV)，并随时间推移和温度变化实现接近零漂移的性能。这些高精度、低静态电流微型运算放大器提供高输入阻抗和摆幅在电源轨 18mV 之内的轨至轨输出。输入共模范围包括负电源轨。电压范围为 4V 至 36V（±2V 至 ±18V）的单电源或双电源均可使用。

双通道版本 可采用 VSSOP-8 封装和 SOIC-8 封装。四通道版本可采用 SOIC-14 和 TSSOP-14 封装。单封装和四封装产品（OPA180 和 OPA4180）的额定温度范围为 -40°C 至 +125°C，双封装 (OPA2180) 的额定温度范围为 -40°C 至 +105°C。

器件信息[1]

器件名称	封装	封装尺寸（标称值）
OPA180	SOT-23 (5)	1.60mm × 2.90mm
	VSSOP，表面贴装小外形尺寸 (MSOP) (8)	3.00mm × 3.00mm
	SOIC (8)	4.90mm × 3.91mm
OPA2180	VSSOP，MSOP (8)	3.00mm × 3.00mm
	SOIC (8)	4.90mm × 3.91mm
OPA4180	TSSOP (14)	5.00mm × 4.40mm
	SOIC (14)	8.65mm × 3.91mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

低噪声
（峰值到峰值噪声 = 250nV）

Time (1 s/div)

English Data Sheet: SBOS584

目录

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (May 2014) to Revision E   **Page**

修订历史记录 (接下页)

Changes from Revision C (December 2012) to Revision D **Page**

Changes from Revision B (December 2011) to Revision C **Page**

Changes from Revision A (November 2011) to Revision B **Page**

5 Device Comparison Table

Table 1. Zero-Drift Amplifier Portfolio

VERSION	PRODUCT	OFFSET VOLTAGE (µV)	OFFSET VOLTAGE DRIFT (µV/°C)	BANDWIDTH (MHz)
Single	OPA188(4 V to 36 V)	25	0.085	2
	OPA180 (4 V to 36 V)	75	0.35	2
	OPA333 (5 V)	10	0.05	0.35
	OPA378 (5 V)	50	0.25	0.9
	OPA735 (12 V)	5	0.05	1.6
Dual	OPA2188 (4 V to 36 V)	25	0.085	2
	OPA2180 (4 V to 36 V)	75	0.35	2
	OPA2333 (5 V)	10	0.05	0.35
	OPA2378 (5 V)	50	0.25	0.9
	OPA2735 (12 V)	5	0.05	1.6
Quad	OPA4188 (4 V to 36 V)	25	0.085	2
	OPA4180 (4 V to 36 V)	75	0.35	2
	OPA4330 (5 V)	50	0.25	0.35

6 Pin Configuration and Functions

**OPA180 DBV Package
5-Pin SOT-23
(Top View)**

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
–IN	4	I	Inverting input
+IN	3	I	Noninverting input
OUT	1	O	Output
V–	2	—	Negative supply or ground (for single-supply operation)
V+	5	—	Positive supply or ground (for single-supply operation)

**OPA180 D, DGK Packages
8-Pin SO, MSOP
Top View**

(1)   NC- no internal connection

Pin Functions: OPA180

PIN		DESCRIPTION
NAME	NO.	
–IN	2	Inverting input
+IN	3	Noninverting input
NC	1, 5, 8	No connection
OUT	6	Output
V–	4	Negative power supply
V+	7	Positive power supply

OPA2180 D, DGK Packages
8-Pin SOIC, VSSOP
Top View

Pin Functions: OPA2180

PIN		DESCRIPTION
NAME	**NO.**	
–IN A	2	Inverting input, channel A
+IN A	3	Noninverting input, channel A
–IN B	6	Inverting input, channel B
+IN B	5	Noninverting input, channel B
OUT A	1	Output, channel A
OUT B	7	Output, channel B
V–	4	Negative power supply
V+	8	Positive power supply

OPA4180 D, PW Packages
14-Pin SOIC, TSSOP
(Top View)

```
        ○
OUT A  1 │─────│ 14  OUT D
−IN A  2 │ ─ A │ 13  −IN D
              D ─
+IN A  3 │ +   │ 12  +IN D
                +
V+     4 │     │ 11  V−
+IN B  5 │ +   │ 10  +IN C
              B   C +
−IN B  6 │ −   │  9  −IN C
                  −
OUT B  7 │─────│  8  OUT C
```

Pin Functions: OPA4180

PIN		DESCRIPTION
NAME	**NO.**	
−IN A	2	Inverting input, channel A
+IN A	3	Noninverting input, channel A
−IN B	6	Inverting input, channel B
+IN B	5	Noninverting input, channel B
−IN C	9	Inverting input, channel C
+IN C	10	Noninverting input, channel C
−IN D	13	Inverting input, channel D
+IN D	12	Noninverting input, channel D
OUT A	1	Output, channel A
OUT B	7	Output, channel B
OUT C	8	Output, channel C
OUT D	14	Output, channel D
V−	11	Negative supply or ground (for single-supply operation)
V+	4	Positive supply or ground (for single-supply operation)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
	Supply voltage			±20, ±40 (single-supply)	V
	Signal input terminals	Voltage	(V−) – 0.5	(V+) + 0.5	V
		Current		±10	mA
	Output short-circuit[2]		Continuous		
	Operating temperature		−55	125	°C
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		−65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	−1.5	1.5	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	−1	1	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted), R_L = 10 kΩ connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage [(V+) – (V−)]	Single-supply	4.5		36	V
	Bipolar-supply	±2.25		±18	V
Operating temperature		−40		125	°C

7.4 Thermal Information: OPA180

THERMAL METRIC[1]		OPA180			UNIT
		D (SOIC)	DBV (SOT-23)	DGK (MSOP)	
		8 PINS	5 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.8	158.8	180.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	60.1	60.7	67.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.4	44.8	102.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	12.8	1.6	10.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	55.9	4.2	100.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Thermal Information: OPA2180

THERMAL METRIC[1]		OPA2180		UNIT
		D (SOIC)	DGK (MSOP)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	111	159.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.9	37.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.7	48.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	9.3	1.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	51.1	77.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.6 Thermal Information: OPA4180

THERMAL METRIC[1]		OPA4180		UNIT
		D (SOIC)	PW (TSSOP)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	13.5	0.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	42.2	54.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.7 Electrical Characteristics: V_S = ±2 V to ±18 V (V_S = 4 V to 36 V)

at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{IO}	Input offset voltage			15	75	µV
dV_{IO}/dT	Input offset voltage drift	T_A = −40°C to +125°C		0.1	0.35	µV/°C
PSRR	Power supply rejection ratio	V_S = 4 V to 36 V, V_{CM} = V_S / 2		0.1	0.5	µV/V
		T_A = −40°C to +125°C, V_S = 4 V to 36 V, V_{CM} = V_S / 2			0.5	µV/V
	Long-term stability			4[1]		µV
	Channel separation, DC			1		µV/V
INPUT BIAS CURRENT						
I_{IB}	Input bias current	OPA2180		±0.25	±1	nA
		OPA2180: T_A = −40°C to +105°C	18		±5	nA
		OPA180, OPA4180		±0.25	±1.7	nA
		OPA180, OPA4180: T_A = −40°C to +125°C	18		±6	nA
I_{IO}	Input offset current	OPA2180		±0.5	±2	nA
		OPA2180: T_A = −40°C to +105°C	6		±2.5	nA
		OPA180, OPA4180			±3.4	nA
		OPA180, OPA4180: T_A = −40°C to +125°C	6		±3	nA
NOISE						
	Input voltage noise	f = 0.1 Hz to 10 Hz		0.25		µV$_{PP}$
e_n	Input voltage noise density	f = 1 kHz		10		nV/√Hz
i_n	Input current noise density	f = 1 kHz		10		fA/√Hz
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage range		V−		(V+) − 1.5	V
CMRR	Common-mode rejection ratio	(V−) < V_{CM} < (V+) − 1.5 V	104	114		dB
		T_A = −40°C to +125°C, (V−) + 0.5 V < V_{CM} < (V+) − 1.5 V	100	104		dB
INPUT IMPEDANCE						
z_{id}	Differential			100 ‖ 6		MΩ ‖ pF
z_{ic}	Common-mode			6 ‖ 9.5		10^{12} Ω ‖ pF
OPEN-LOOP GAIN						
A_{OL}	Open-loop voltage gain	(V−) + 500 mV < V_O < (V+) − 500 mV R_L = 10 kΩ	110	120		dB
		T_A = −40°C to +125°C (V−) + 500 mV < V_O < (V+) − 500 mV, R_L = 10 kΩ	104	114		dB
FREQUENCY RESPONSE						
GBW	Gain bandwidth product			2		MHz
SR	Slew rate	G = 1		0.8		V/µs
t_s	Settling time	0.1% V_S = ±18 V, G = 1, 10-V step		22		µs
		0.01% V_S = ±18 V, G = 1, 10-V step		30		µs
t_{or}	Overload recovery time	V_{IN} × G = V_S		1		µs
THD+N	Total harmonic distortion + noise	f = 1 kHz, G = 1, V_{OUT} = 1 V_{RMS}		0.0001%		

(1) 1000-hour life test at 125°C demonstrated randomly distributed variation in the range of measurement limits, or approximately 4 µV.

Electrical Characteristics: V_S = ±2 V to ±18 V (V_S = 4 V to 36 V) (continued)

at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
	Voltage output swing from rail	No load		8	18	mV
		R_L = 10 kΩ		250	300	mV
		T_A = −40°C to +125°C R_L = 10 kΩ		325	360	mV
I_{OS}	Short-circuit current			±18		mA
r_o	Output resistance (open loop)	f = 2 MHz, I_O = 0 mA		120		Ω
C_{LOAD}	Capacitive load drive			1		nF
POWER SUPPLY						
V_S	Operating voltage range		±2 (or 4)		±18 (or 36)	V
I_Q	Quiescent current (per amplifier)			450	525	µA
		T_A = −40°C to +125°C I_O = 0 mA			600	µA
TEMPERATURE						
	Specified range		−40		105	°C
	Operating range		−40		105	°C

7.8 Typical Characteristics: Table of Graphs

表 2. Characteristic Performance Measurements

DESCRIPTION	FIGURE
I_B and I_{OS} vs Common-Mode Voltage	图 1
Input Bias Current vs Temperature	图 2
Output Voltage Swing vs Output Current (Maximum Supply)	图 3
CMRR vs Temperature	图 4
0.1-Hz to 10-Hz Noise	图 5
Input Voltage Noise Spectral Density vs Frequency	图 6
Open-Loop Gain and Phase vs Frequency	图 7
Open-Loop Gain vs Temperature	图 8
Open-Loop Output Impedance vs Frequency	图 9
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	图 10, 图 11
No Phase Reversal	图 12
Positive Overload Recovery	图 13
Negative Overload Recovery	图 14
Small-Signal Step Response (100 mV)	图 15, 图 16
Large-Signal Step Response	图 17, 图 18
Large-Signal Settling Time (10-V Positive Step)	图 19
Large-Signal Settling Time (10-V Negative Step)	图 20
Short-Circuit Current vs Temperature	图 21
Maximum Output Voltage vs Frequency	图 22
Channel Separation vs Frequency	图 23
EMIRR IN+ vs Frequency	图 24

7.9 Typical Characteristics

V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 kΩ connected to V_S / 2, and C_L = 100 pF, unless otherwise noted.

图 1. I_{IB} and I_{IO} vs Common-Mode Voltage

图 2. Input Bias Current vs Temperature

**图 3. Output Voltage Swing vs Output Current
(Maximum Supply)**

V_{SUPPLY} = ±2 V

图 4. CMRR vs Temperature

图 5. 0.1-Hz to 10-Hz Noise

图 6. Input Voltage Noise Spectral Density vs Frequency

Typical Characteristics (接下页)

$V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ kΩ connected to $V_S / 2$, and $C_L = 100$ pF, unless otherwise noted.

图 7. Open-Loop Gain and Phase vs Frequency

图 8. Open-Loop Gain vs Temperature

图 9. Open-Loop Output Impedance vs Frequency

图 10. Small-Signal Overshoot vs Capacitive Load
(100-mV Output Step)

图 11. Small-Signal Overshoot vs Capacitive Load
(100-mV Output Step)

图 12. No Phase Reversal

Typical Characteristics (接下页)

$V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ kΩ connected to $V_S / 2$, and $C_L = 100$ pF, unless otherwise noted.

图 13. Positive Overload Recovery

图 14. Negative Overload Recovery

$R_L = 10$ kΩ $C_L = 10$ pF

图 15. Small-Signal Step Response
(100 mV)

$R_L = 10$ kΩ $C_L = 10$ pF

图 16. Small-Signal Step Response (100 mV)

G = 1 $R_L = 10$ kΩ $C_L = 10$ pF

图 17. Large-Signal Step Response

G = –1 $R_L = 10$ kΩ $C_L = 10$ pF

图 18. Large-Signal Step Response

Typical Characteristics (接下页)

$V_S = \pm18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ kΩ connected to $V_S / 2$, and $C_L = 100$ pF, unless otherwise noted.

G = −1

图 19. Large-Signal Settling Time (10-V Positive Step)

G = −1

图 20. Large-Signal Settling Time (10-V Negative Step)

图 21. Short-Circuit Current vs Temperature

图 22. Maximum Output Voltage vs Frequency

图 23. Channel Separation vs Frequency

图 24. EMIRR IN+ vs Frequency

8 Detailed Description

8.1 Overview

The OPAx180 family of operational amplifiers combine precision offset and drift with excellent overall performance, making them designed for many precision applications. The precision offset drift of only 0.1 µV/°C provides stability over the entire temperature range. In addition, the devices offer excellent overall performance with high CMRR, PSRR, and A_{OL}. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1-µF capacitors are adequate.

8.2 Functional Block Diagram

Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Operating Characteristics

The OPAx180 family of amplifiers is specified for operation from 4 V to 36 V (±2 V to ±18 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

8.3.2 EMI Rejection

The OPAx180 family uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely populated boards with a mix of analog signal chain and digital components. EMI immunity can improve with circuit design techniques; the OPAx180 family benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 图 25 shows the results of this testing on the OPAx180 family . For more detailed information, see the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download from www.ti.com.

图 25. OPAx180 EMIRR Testing

8.3.3 Phase-Reversal Protection

The OPAx180 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx180 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in 图 26.

图 26. No Phase Reversal

Feature Description (接下页)

8.3.4 Capacitive Load and Stability

The dynamic characteristics of the OPAx180 are optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. 图 27 and 图 28 illustrate graphs of small-signal overshoot versus capacitive load for several values of R_{OUT}. See the *Feedback Plots Define Op Amp AC Performance*, application report, available for download from the TI website, for details of analysis techniques and application circuits.

图 27. Small-Signal Overshoot Versus Capacitive Load

图 28. Small-Signal Overshoot Versus Capacitive Load

8.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. 图 29 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.

图 29. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as the pulse discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to protect the core from damage. The energy absorbed by the protection circuitry is then dissipated as heat.

Feature Description (接下页)

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise when an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected so the diode does not turn on during normal operation.

However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

8.4 Device Functional Modes

The OPAx180, OPA2180 , and OPA4180 devices are powered on when the supply is connected. These devices can operate as a single-supply operational amplifier or dual-supply amplifier depending on the application. In single-supply operation with V– at ground (0 V), V+ can be any value between 4 V and 36 V. In dual-supply operation, the supply voltage difference between V– and V+ is from 4 V to 36 V. Typical examples of dual-supply configuration are ±5 V, ±10 V, ±15 V, and ±18 V. However, the supplies must not be symmetrical. Less common examples are V– at –3 V and V+ at 9 V, or V– at –16 V and V+ at 5 V. Any combination where the difference between V– and V+ is at least 4 V and no greater than 36 V is within the normal operating capabilities of these devices.

9 Application and Implementation

9.1 Application Information

The OPAx180 family offers excellent DC precision and AC performance. These devices operate up to 36-V supply rails and offer rail-to-rail output, ultra-low offset voltage, offset voltage drift and 2-MHz bandwidth. These features make the OPAx180 a robust, high-performance amplifier for high-voltage industrial applications.

9.2 Typical Applications

These application examples highlight a few of the circuits where the OPAx180 family can be used.

9.2.1 Bipolar ±10-V Analog Output from a Unipolar Voltage Output DAC

This design is used for conditioning a unipolar digital-to-analog converter (DAC) into an accurate bipolar signal source using the OPAx180 family and three resistors. The circuit is designed with reactive load stability in mind, and is compensated to drive nearly any conventional capacitive load associated with long cable lengths.

Copyright © 2017, Texas Instruments Incorporated

图 30. Circuit Schematic

9.2.1.1 Design Requirements

The design requirements are as follows:
• DAC supply voltage: +5-V dc
• Amplifier supply voltage: ±15-V dc
• Input: 3-wire, 24-bit SPI
• Output: ±10-V dc

Typical Applications (接下页)

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Component Selection

DAC: For convenience, devices with an external reference option or devices with accessible internal references are desirable in this application because the reference creates an offset. The DAC selection in this design must primarily be based on DC error contributions typically described by offset error, gain error, and integral nonlinearity error. Occasionally, additional specifications are provided that summarize end-point errors of the DAC typically called zero-code and full-scale errors. For AC applications, slew rate and settling time may require additional consideration.

Amplifier: Amplifier input offset voltage (V_{IO}) is a key consideration for this design. V_{IO} of an operational amplifier is a typical data sheet specification, but in-circuit performance is also affected by drift over temperature, the common-mode rejection ratio (CMRR), and power-supply rejection ratio (PSRR); thus consideration should be given to these parameters as well. For ac operation, additional considerations should be made concerning slew rate and settling time. Input bias current (I_{IB}) can also be a factor, but typically the resistor network is implemented with sufficiently small resistor values that the effects of input bias current are negligible.

Passive: Resistor matching for the op-amp resistor network is critical for the success of this design; components with tight tolerances must be selected. For this design, 0.1% resistor values are implemented, but this constraint may be adjusted based on application-specific design goals. Resistor matching contributes to offset error and gain error in this design; see *Bipolar ±10V Analog Output from a Unipolar Voltage Output DAC* for further details. The tolerance of the R_{ISO} and C_{COMP} stability components is not critical, and 1% components are acceptable.

9.2.1.3 Application Curves

图 31. Full-Scale Output Waveform

Typical Applications (接下页)

图 32. DC Transfer Characteristic

TI Precision Designs	For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD125, *Bipolar ±10V Analog Output from a Unipolar Voltage Output DAC*

9.2.2 Discrete INA + Attenuation

The OPAx180 family can be used as a high-voltage, high-impedance front-end for a precision, discrete instrumentation amplifier with attenuation. The INA159 in 图 33 provides the attenuation that allows this circuit to simply interface with 3.3-V or 5-V analog-to-digital converters (ADCs).

图 33. Discrete INA + Attenuation for ADC With a 3.3-V Supply

9.2.3 RTD Amplifier

The OPAx180 is excellent for use in analog linearization of resistance temperature detectors (RTDs). The circuit below (图 34) combines the precision of the OPAx180 amplifier and the precision reference of the REF5050 to linearize a Pt100 RTD.

Copyright © 2017, Texas Instruments Incorporated

(1) R_5 provides positive-varying excitation to linearize output.

图 34. RTD Amplifier with Linearization

10 Power Supply Recommendations

The OPAx180 family is specified for operation from 4 V to 36 V (±2 V to ±18 V); many specifications apply from −40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Layout*

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout* .

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep the input traces separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in 图 35, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example

图 35. **Operational Amplifier Board Layout for Noninverting Configuration**

12 器件和文档支持

12.1 相关链接

表 3 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 3. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
OPA180	单击此处	单击此处	单击此处	单击此处	单击此处
OPA2180	单击此处	单击此处	单击此处	单击此处	单击此处
OPA4180	单击此处	单击此处	单击此处	单击此处	单击此处

12.2 商标

All trademarks are the property of their respective owners.

12.3 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.4 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA180ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	OPA180	Samples
OPA180IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SHJ	Samples
OPA180IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SHJ	Samples
OPA180IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SHK	Samples
OPA180IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SHK	Samples
OPA180IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	OPA180	Samples
OPA2180ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	2180	Samples
OPA2180IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	2180	Samples
OPA2180IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	2180	Samples
OPA2180IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	2180	Samples
OPA4180ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	OPA4180	Samples
OPA4180IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	OPA4180	Samples
OPA4180IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	OPA4180	Samples
OPA4180IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	OPA4180	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

[3] MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

[4] There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

[5] Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

[6] Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA180IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA180IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA180IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA180IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA180IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2180IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2180IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4180IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4180IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA180IDBVR	SOT-23	DBV	5	3000	223.0	270.0	35.0
OPA180IDBVT	SOT-23	DBV	5	250	223.0	270.0	35.0
OPA180IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
OPA180IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
OPA180IDR	SOIC	D	8	2500	853.0	449.0	35.0
OPA2180IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2180IDR	SOIC	D	8	2500	853.0	449.0	35.0
OPA4180IDR	SOIC	D	14	2500	853.0	449.0	35.0
OPA4180IPWR	TSSOP	PW	14	2000	853.0	449.0	35.0

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA180ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2180ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2180IDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
OPA4180ID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4180IPW	PW	TSSOP	14	90	508	8.5	3250	2.8

PIN 1
INDEX AREA

3.0
2.6

1.75
1.45

B

A

1

5

2X 0.95

1.9

2

3.05
2.75

1.9

5X 0.5
0.3

3

4

⊕ 0.2Ⓜ C A B

C

◯ 0.1 C

1.45
0.90

(1.1)

0.15 TYP
0.00

0.25
GAGE PLANE

0.22 TYP
0.08

8°
0° TYP

0.6 TYP
0.3

SEATING PLANE

4214839/F 06/2021

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

TEXAS INSTRUMENTS
www.ti.com

PKG

5X (1.1)

1

5X (0.6)

5

2

SYMM

(1.9)

2X (0.95)

3

4

(R0.05) TYP

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.07 MAX
ARROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ARROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214839/F   06/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PKG

5X (1.1)

1

5X (0.6)

5

SYMM

2

(1.9)

2X(0.95)

3

4

(R0.05) TYP

(2.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/F   06/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
    design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGK (S−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE

0,65

0,38
0,25   ⊕ |0,13 Ⓜ|

8   5

△D 3,10   5,05
    2,90   4,75

1   4
△C
3,10
2,90

0,23
0,13

Gauge Plane

0°−8° |0,25|

0,70
0,40

1,10 MAX   0,15
                  0,05

Seating Plane

⌒ |0,10|

4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.
          B. This drawing is subject to change without notice.
       △C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.15 per end.
       △D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
          E. Falls within JEDEC MO−187 variation AA, except interlead flash.

DGK (S−PDSO−G8)   PLASTIC SMALL OUTLINE PACKAGE

Example Board Layout

|←→|(0,65)TYP.

8 | | | | 5 ------

PKG
℄ ------   (4,4)

1 | | | | 4 ------

PKG
℄

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note E)

←(0,45)→

(1,45)

Pad Geometry
(See Note C)

←(0,05)→
All Around

Example Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
(See Note D)

8X(0,45) →| |← →| |←(0,65)TYP.

8X(1,45)

PKG
℄ ------   (4,4)

| | | |
| | | |

PKG
℄

4221236/A 11/13

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

4040047−5/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
         D.   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E.   Reference JEDEC MS−012 variation AB.

TEXAS INSTRUMENTS
www.ti.com

D (R–PDSO–G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

12x1,27

14x0,55

12x1,27

14x1,50

5,40

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

Example
Solder Mask Opening
(See Note E)

1,55

0.07
All Around

4211283–3/E 08/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
   C. Publication IPC–7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0,65   0,30 / 0,19   ⊕ 0,10 Ⓜ

14   8

D 4,50 / 4,30   6,60 / 6,20

1   7

5,10 / 4,90
C

0,15 NOM
Gage Plane
0°−8°
0,25
0,75 / 0,50

1,20 MAX   0,15 / 0,05

Seating Plane   ⌒ 0,10

4040064−3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
            not exceed 0,15 each side.
        D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
        E. Falls within JEDEC MO−153

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

12x0,65

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,35

1,60

0,07
All Around

Example
Solder Mask Opening
(See Note E)

Stencil Openings
(Note D)

14x0,30

12x0,65

14x1,55

5,60

4211284−2/G   08/15

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

.228-.244   TYP
[5.80-6.19]

A

PIN 1 ID AREA

6X .050
[1.27]

8

2X

.150
[3.81]

1

.189-.197
[4.81-5.00]
NOTE 3

4

5

8X .012-.020
[0.31-0.51]

B

.150-.157
[3.81-3.98]
NOTE 4

⊕ .010 [0.25] Ⓜ C A B

C

SEATING PLANE

⌒ .004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010   TYP
[0.13-0.25]

.010
[0.25]

0° - 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

SYMM

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM

4

5

(R.002) TYP
[0.05]

6X (.050)
[1.27]

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

EXPOSED
METAL

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

1

8X (.024)
[0.6]

SYMM
℄

8

SYMM
℄

(R.002) TYP
[0.05]

5

6X (.050)
[1.27]

4

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C   02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。