

# TMP392 超小型、双通道（高低温跳变）、0.5μA 电阻器可编程温度开关

## 1 特性

- 电阻器可编程的温度跳闸点和迟滞选项
  - 电阻器容差可实现零误差
  - 迟滞选项：5°C、10°C 和 20°C
- 适用于过热检测的双路输出
  - 通道 A（过热 - 热）：+30 至 +124°C，阶跃为 2°C
  - 通道 B（过热 - 温）：+30 至 +105°C，阶跃为 5°C
- 精度级别选项（在 +30°C 至 +130°C 范围内达到最大值）：
  - A2 级：±3.0°C（在 +30°C 至 +70°C 范围内为 ±1.5°C）
  - A3 级：±3.5°C（在 +30°C 至 +70°C 范围内为 ±2.0°C）
- 超低功耗：25°C 时为 0.5μA（典型值）
- 电源电压：1.62 至 5.5V
- 开漏输出
- 跳闸测试功能支持系统内测试
- 采用 SOT-563 (1.60mm × 1.20mm)、6 引脚封装

## 2 应用

- 直流/交流逆变器
- 直流/直流转换器
- 温度变送器
- 环境控制系统 (ECS)
- 电动工具
- 移动电源
- 照明控制
- 工业机器人
- 机器视觉
- STB 和 DVR
- WLAN/Wi-Fi 接入点

## 3 说明

TMP392 器件属于超低功耗、双通道、电阻器可编程温度开关系列，可在 30°C 至 130°C 范围内对系统过热事件进行保护和检测。TMP392 可提供双路过热（热、温）检测。跳闸温度 ( $T_{TRIP}$ ) 和热迟滞 ( $T_{HYST}$ ) 选项可由两个位于 SETA 和 SETB 引脚上的 E96 系列电阻器（1% 容差）进行编程。通道 A 电阻器的阻值范围为 1.05KΩ 至 909KΩ，具有 48 个不同阻值。通道 B 电阻器的阻值范围为 10.5KΩ 至 909KΩ

SETA 输入的接地电阻器值可设置通道 A 的  $T_{TRIP}$  阈值。SETB 输入的接地电阻器值可设置通道 B 的  $T_{TRIP}$  阈值，两个通道的  $T_{HYST}$  选项可设置为 5°C 或 10°C，以防止发生不需要的数字输出切换。当 SETB 输入接地，通道 A 运行时具有 20°C 的迟滞。电阻器精度对  $T_{TRIP}$  精度没有影响。

为使客户能够进行电路板级制造，TMP392 可通过发挥 SETA 或 SETB 引脚功能激活数字输出，从而支持跳闸测试功能。

### 器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸（标称值）
TMP392	SOT-563 (6)	1.60mm × 1.20mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

### 器件比较

器件型号	功能	输出类型
TMP390	热/冷	开漏
TMP392	热/温	

### 简化原理图



## 目录


<b>1</b>	特性 .....	<b>1</b>	7.4	Device Functional Modes .....	<b>10</b>
<b>2</b>	应用 .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>11</b>
<b>3</b>	说明 .....	<b>1</b>	8.1	Applications Information .....	<b>11</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	8.2	Typical Applications .....	<b>11</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>17</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>17</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	10.1	Layout Guidelines .....	<b>17</b>
6.2	ESD Ratings .....	<b>4</b>	10.2	Layout Example .....	<b>18</b>
6.3	Recommended Operating Conditions .....	<b>4</b>	<b>11</b>	器件和文档支持 .....	<b>19</b>
6.4	Thermal Information .....	<b>4</b>	11.1	接收文档更新通知 .....	<b>19</b>
6.5	Electrical Characteristics .....	<b>5</b>	11.2	支持资源 .....	<b>19</b>
6.6	Typical Characteristics .....	<b>6</b>	11.3	商标 .....	<b>19</b>
<b>7</b>	<b>Detailed Description</b> .....	<b>7</b>	11.4	静电放电警告 .....	<b>19</b>
7.1	Overview .....	<b>7</b>	11.5	Glossary .....	<b>19</b>
7.2	Functional Block Diagram .....	<b>7</b>	<b>12</b>	机械、封装和可订购信息 .....	<b>19</b>
7.3	Feature Description .....	<b>7</b>			

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019 年 11 月	*	初始发行版。

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	SETA	Input	Channel A temperature set point. Connect a standard E96, 1% resistance between SETA and GND.
2	SETB	Input	Channel B temperature and Hysteresis set point. Connect a standard E96, 1% resistance between SETB and GND.
3	GND	Ground	Device ground.
4	$\overline{\text{OUTB}}$	Logic Output	Channel B logic open-drain active low output. If unused, the output can be left floating or connected to GND.
5	VDD	Supply	Power supply voltage (1.62 V – 5.5 V).
6	$\overline{\text{OUTA}}$	Logic Output	Channel A logic open-drain active low output. If unused, the output can be left floating or connected to GND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage	VDD	-0.3	6	V
Voltage at	$\overline{\text{OUTA}}, \overline{\text{OUTB}}$	-0.3	6	V
Voltage at	SETA, SETB	-0.3	VDD + 0.3	V
Junction temperature, T <sub>J</sub>		-55	150	°C
Storage temperature, T <sub>stg</sub>		-60	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Powering the device when the operating junction temperature is outside the *Recommended Operating Conditions*, may affect the functional operation of the device. The device must be power cycled after the system has returned to conditions as indicated under *Recommended Operating Conditions*.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	1.62	3.3	5.5	V
V <sub>OUTA</sub>	Channel A output pull-up voltage (open-drain)			VDD + 0.3	V
V <sub>OUTB</sub>	Channel B output pull-up voltage (open-drain)			VDD + 0.3	V
I <sub>SETA</sub>	SETA pin circuit leakage current	-20		20	nA
I <sub>SETB</sub>	SETB pin circuit leakage current	-20		20	nA
R <sub>PA</sub>	Pullup resistor connected from $\overline{\text{OUTA}}$ to VDDIO <sup>(1)</sup>	1	10		kΩ
R <sub>PB</sub>	Pullup resistor connected from $\overline{\text{OUTB}}$ to VDDIO <sup>(1)</sup>				
T <sub>A</sub>	Operating free-air temperature (specified performance)	-55		130	°C

- (1) Where VDDIO is an independent power supply other than VDD, and shall not exceed (VDD + 0.3) V.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMP392	UNIT
		DRL (SOT)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	230	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	103.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	111.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	110.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor IC Package Thermal Metrics](#) application report, (SPRA953).

## 6.5 Electrical Characteristics

Minimum and maximum specifications are over -55°C to 130°C and VDD = 1.62V - 5.5V (unless otherwise noted); typical specifications are at T<sub>A</sub> = 25°C and VDD = 3.3 V.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>TEMPERATURE TO DIGITAL CONVERTER</b>							
<b>TEMPERATURE MEASUREMENT</b>							
	Trip Point Accuracy	TMP392A2	30°C to 70°C, VDD = 2.5V to 5.5V <sup>(1)</sup>	-1.5	±0.5	1.5	°C
			30°C to 70°C, VDD = 1.62V to 2.5V <sup>(1)</sup>	-2.0	±0.5	2.0	
			30°C to 130°C, VDD = 2.5V to 5.5V <sup>(1)</sup>	-2.5	±0.5	2.5	
			30°C to 130°C, VDD = 1.62V to 2.5V <sup>(1)</sup>	-3.0	±0.5	3.0	
		TMP392A3	30°C to 70°C <sup>(1)</sup>	-2.0	±0.5	2.0	°C
			30°C to 130°C <sup>(1)</sup>	-3.5		3.5	°C
T <sub>HYST</sub>	Trip point hysteresis	表 2 selection column 2			5		°C
		表 2 selection column 3			10		°C
		Channel A only when SETB connected to GND			20		°C
<b>TRIP POINT RESISTOR PROGRAMMING</b>							
	SETA resistor range			1.05		909	kΩ
	SETB resistor range			10.5		909	kΩ
	SETA & SETB resistor tolerance	T <sub>A</sub> =25°C		-1.0		1.0	%
	SETA & SETB resistor temperature coefficient <sup>(2)</sup>			-100		100	ppm/°C
	SETA & SETB resistor lifetime drift <sup>(2)</sup>			-0.2		0.2	%
<b>DIGITAL INPUT/OUTPUT</b>							
C <sub>IN</sub>	Input capacitance for SETA & SETB (includes PCB)					50	pF
R <sub>PD</sub>	Internal Pull down resistance	SETA & SETB			125		kΩ
V <sub>OL</sub>	Output logic low level	I <sub>OL</sub> = -3 mA		0		0.4	V
I <sub>LKG</sub>	Leakage current on output high level			-0.1		0.1	μA
T <sub>Cov</sub>	Conversion duration				0.65		ms
T <sub>S</sub>	Sampling period				0.5		s
<b>POWER SUPPLY</b>							
I <sub>Q</sub>	Average Quiescent current	VDD = 1.62V to 3.3V			0.5	1	μA
I <sub>Standby</sub>	Standby current				0.25		
I <sub>Conv</sub>	Conversion current				135		μA
I <sub>SU</sub>	Startup (Reset) peak current	Reset Time interval only.			250		μA
V <sub>POR</sub>	Power-on-reset threshold voltage	Supply going up			1.5		V
	Brownout detect	Supply going down			1.1		V
	Power Reset Time	Time required by device to reset after power up			10		ms

(1) Trip point accuracy test conditions is from 30°C to 130°C, since for the TMP392 the trip points for both channels is from 30°C to 124°C

(2) Recommended Value

## 6.6 Typical Characteristics




图 1. Average Supply Current vs Operating Temperature




图 2. Hot Trip Point Accuracy vs Operating Temperature




图 3. Warm Trip Point Accuracy vs Operating Temperature




图 4. Sampling Period Variation vs Supply Voltage




图 5. Conversion Current vs Supply Voltage




图 6. Output Voltage vs Load Current

## 7 Detailed Description

### 7.1 Overview

The TMP392 ultra-low power, dual channel, resistor programmable temperature switches enable detection and protection of system thermal events over a wide temperature range. The TMP392 offers dual overtemperature (hot and warm) detection. Channel A is referred to as the hot channel, and Channel B is referred to as the warm channel. The trip temperatures and hysteresis options are programmed by two E96-series (1%) standard decade value resistors on the SETA and SETB pins. The TMP392 can enable a customer board-level manufacturing test through the trip test function that can force the SETA or SETB pins to logic high to activates the digital outputs.

### 7.2 Functional Block Diagram




图 7. Simplified Schematic

### 7.3 Feature Description

The TMP392 requires two resistors to set the two trip points and hysteresis, according to 表 1 and 表 2 for the hot and warm channel device. The output of the TMP392 is open-drain and requires two pullup resistors. TI recommends to use a pullup voltage supply that does not exceed  $VDD + 0.3\text{ V}$ . The pullup resistors used in between the OUTA and OUTB pins and the pullup supply should be greater than  $1\text{ k}\Omega$ . The device powers on when the supply voltage goes beyond  $1.5\text{ V}$ , and starts sampling the input resistors to set the two trip points and hysteresis value after power-on. These values will remain the same until the device goes through a power cycle. After the device sets the trip points and hysteresis level, the device will update the output every half a second. The conversion time is typically  $0.65\text{ ms}$  when the temperature is checked against the trip points and the outputs are updated. The device remains in standby mode between conversions. If either channel is not used, the output can be grounded or left floating.

#### 7.3.1 TMP392 Programming Tables

The temperature threshold and hysteresis options for the TMP392 device are programmed using two external 1% E96 standard resistors. The specific resistor value to ground on the SETA input sets the temperature threshold of channel A. The specific resistor value to ground on the SETB input sets the temperature threshold of channel B, as well as the hysteresis for both channel A and channel B.

表 1. TMP392 Channel A Threshold Setting

CHANNEL A (HOT) TRIP TEMPERATURE (°C)	CHANNEL A NOMINAL 1% RESISTORS (K $\Omega$ )	CHANNEL A (HOT) TRIP RESET TEMPERATURE (°C) FOR HYSTERESIS = 5°C	CHANNEL A (HOT) TRIP RESET TEMPERATURE (°C) FOR HYSTERESIS = 10°C
30	1.05	25	20
32	1.21	27	22

**Feature Description (接下页)**
**表 1. TMP392 Channel A Threshold Setting (接下页)**

CHANNEL A (HOT) TRIP TEMPERATURE (°C)	CHANNEL A NOMINAL 1% RESISTORS (KΩ)	CHANNEL A (HOT) TRIP RESET TEMPERATURE (°C) FOR HYSTERESIS = 5°C	CHANNEL A (HOT) TRIP RESET TEMPERATURE (°C) FOR HYSTERESIS = 10°C
34	1.40	29	24
36	1.62	31	26
38	1.87	33	28
40	2.15	35	30
42	2.49	37	32
44	2.87	39	34
46	3.32	41	36
48	3.83	43	38
50	4.42	45	40
52	5.11	47	42
54	5.90	49	44
56	6.81	51	46
58	7.87	53	48
60	9.09	55	50
62	10.5	57	52
64	12.1	59	54
66	14.0	61	56
68	16.2	63	58
70	18.7	65	60
72	21.5	67	62
74	24.9	69	64
76	28.7	71	66
78	33.2	73	68
80	38.3	75	70
82	44.2	77	72
84	51.1	79	74
86	59.0	81	76
88	68.1	83	78
90	78.7	85	80
92	90.9	87	82
94	105	89	84
96	121	91	86
98	140	93	88
100	162	95	90
102	187	97	92
104	215	99	94
106	249	101	96
108	287	103	98
110	332	105	100
112	383	107	102
114	442	109	104
116	511	111	106
118	590	113	108
120	681	115	110

**Feature Description (接下页)**
**表 1. TMP392 Channel A Threshold Setting (接下页)**

CHANNEL A (HOT) TRIP TEMPERATURE (°C)	CHANNEL A NOMINAL 1% RESISTORS (KΩ)	CHANNEL A (HOT) TRIP RESET TEMPERATURE (°C) FOR HYSTERESIS = 5°C	CHANNEL A (HOT) TRIP RESET TEMPERATURE (°C) FOR HYSTERESIS = 10°C
122	787	117	112
124	909	119	114

**注**

When the SETA pin is grounded or left floating during the device power up, the OUTA pin always stays low. The Channel B functionality is not affected by the SETA channel.

**表 2. TMP392 Channel B Threshold and Hysteresis Setting**

CHANNEL B (WARM) TRIP TEMPERATURE (°C)	CHANNEL B NOMINAL 1% RESISTORS (KΩ)		CHANNEL B (WARM) TRIP RESET TEMPERATURE (°C)	
	HYSTERESIS = 5°C	HYSTERESIS = 10°C	HYSTERESIS = 5°C	HYSTERESIS = 10°C
30	90.9	105	25	20
35	78.7	121	30	25
40	68.1	140	35	30
45	59.0	162	40	35
50	51.1	187	45	40
55	44.2	215	50	45
60	38.3	249	55	50
65	33.2	287	60	55
70	28.7	332	65	60
75	24.9	383	70	65
80	21.5	442	75	70
85	18.7	511	80	75
90	16.2	590	85	80
95	14.0	681	90	85
100	12.1	787	95	90
105	10.5	909	100	95


**注**

When the SETB pin is grounded or left floating during the POR, the OUTB pin always stays low and the Channel A hysteresis is set to 20°C.

**7.3.2 Trip Test**

The purpose of the trip test is in system manufacturing test without putting the TMP392 through costly temperature verification of the assembly of TMP392 and pullup resistors. When the SETA or SETB pin is set to a high logic level, the associated output goes low. When the input pin level goes low, the output goes to its previous condition before the trip test. The trip test does not affect the current condition of the device. The trip test signals should stay above  $0.8 \times V_{DD}$  for logic high and below  $0.2 \times V_{DD}$  for logic low.

The trip test operation is shown in 图 8. The trip test must be performed with a single toggle when the device is operating at a temperature that will not cause the corresponding output to trip. The trip test is intended for production testing after assembly, and must not be used as a functional feature.



**图 8. TMP392 Trip Test Operation**

### 7.3.3 20°C Hysteresis

The 20°C hysteresis feature is only available on Channel A. To activate the feature, the SETB pin must be connected to ground and SETA pin connected to the resistor to set the appropriate trip point on Channel A.

## 7.4 Device Functional Modes

The device has one mode of operation, as described above, that applies when operated within the [Recommended Operating Conditions](#).

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Applications Information

The TMP392 device is part of a family of ultra-low power, dual channel, resistor programmable temperature switches that can enable detection and protection of system thermal events over a wide temperature range. The trip temperatures ( $T_{TRIP}$ ) and hysteresis options are programmed by two E96-series (1%) standard decade value resistors on the SETA and SETB pins. The thermal hysteresis ( $T_{HYST}$ ) function is to prevent undesired digital output switching due to small temperature changes.

### 8.2 Typical Applications

#### 8.2.1 Simplified Application Schematic

Figure 9 shows the simplified schematic where  $R_{SETA}$  and  $R_{SETB}$  are used to set channel A trip point (SETA) and channel B trip point and hysteresis for both channels (SETB). SETA and SETB can be programmed at a variety of temperatures based on the device, as described in [表 1](#) for channel A trip point, and [表 2](#) for channel B trip point and hysteresis for both channels.  $\overline{OUTA}$  and  $\overline{OUTB}$  outputs correspond to the temperature threshold detection at SETA and SETB, respectively.




Figure 9. Simplified Schematic

#### 8.2.1.1 Design Requirements

The TMP392 requires two resistors to set the high and low trip points and hysteresis, and two pullup resistors for the open-drain device. TI also highly recommends to place a 0.1- $\mu$ F, power-supply bypassing capacitor close to the VDD supply pin. To minimize the internal power dissipation, use two pullup resistors greater than 1 k $\Omega$  from the  $\overline{OUTA}$  and  $\overline{OUTB}$  pins to the VDD pin. A separate supply, VDDIO, may be used for the pullup voltage to set the output voltage level to the level required by the MCU, as shown in [Figure 9](#). The open-drain output gives flexibility of pulling up to any voltage independent of VDD (VDDIO must be less than or equal to VDD + 0.3 V). This allows for use of longer cables or different power supply options. If a separate voltage level is not required, TI recommends to tie the pullup to the TMP392 VDD.

If the SETA or SETB connected resistor value is outside the legal range, the associated output goes to permanent output zero stage and the channel cannot be used. The other channel still will be in operating condition, and device can be used in one channel mode. If the SETB input is grounded or left floating, the Channel B cannot be used and the hysteresis for Channel A will be 20°C. The SETA and SETB connected resistors are measured during POR. If two consecutive measurements are not matching each other, then the device sets the associated channel output to zero and repeats the resistor measurements until the measurements match. When the measurements match, the channel output is released. Note that it is possible to connect some device outputs together by shorting the  $\overline{OUTA}$  or  $\overline{OUTB}$  line.

## Typical Applications (continued)

### 8.2.1.2 Detailed Design Procedure

The resistor to ground values on the SETA input sets the  $T_{TRIP}$  threshold of Channel A. The resistor to ground value on the SETB input sets the  $T_{TRIP}$  threshold of Channel B—as well as the  $T_{HYST}$  5°C and 10°C options. TI recommends that the resistors at SETA and SETB have a 1% tolerance at room temperature. Each resistor can range from 1.05 kΩ to 909 kΩ, representing one of 48 unique values. The exact temperature thresholds and trip points are shown in 表 1 and 表 2. The pullup resistors should be at least 1 kΩ to minimize internal power dissipation. To get the correct threshold for resistor values, take care to minimize the board level capacitance and leakage at the SETA and SETB pins.

The waveform for the TMP392 output for hot/warm thresholds is shown in Figure 10. The hysteresis can be set to 5°C, 10°C, or 20°C. When the temperature exceeds the hot trip point threshold,  $\overline{OUTA}$  goes low until the temperature drops below the hysteresis threshold. When the temperature exceeds the warm trip threshold,  $\overline{OUTB}$  goes low and returns high after the temperature drops below the hysteresis threshold. If the switch has already tripped and the temperature is in the hysteresis band, a POR event will cause the output to go high after the power is restored.

### 8.2.1.3 Application Curves




Figure 10. TMP392 Output With Hot/Warm Thresholds and Hysteresis

## Typical Applications (continued)

### 8.2.2 TMP392 With 10°C Hysteresis

Figure 11 shows an example circuit for dual overtemperature protection using the TMP392. In this example, the trip points are set at +60°C and +90°C with 10°C hysteresis. This circuit is useful in cases where a lower overtemperature detection may be used to warn the application of rising system temperature and take software corrective actions such as lowering the performance, while the higher overtemperature detection may be used to start a fan to cool the system to a lower temperature.




Figure 11. TMP392 Example Circuit at +90°C and +60°C Thresholds With 10°C Hysteresis

#### 8.2.2.1 Design Requirements

In this example, VDD can be  $\geq 3$  V. The output pins may be tied to a switch to control a fan or other analog circuitry. Figure 11 uses 10-k $\Omega$  pullup resistors at the  $\overline{\text{OUTA}}$  and  $\overline{\text{OUTB}}$  outputs. Place a 0.1- $\mu\text{F}$  bypass capacitor close to the TMP392 device to reduce noise coupled from the power supply. If needed, the output of multiple parts can be connected together.

#### 8.2.2.2 Detailed Design Procedure

SETA sets the +90°C threshold using 78.7 k $\Omega$ . SETB sets the +60°C trip point and 10°C hysteresis using 249 k $\Omega$ . These values were determined using Table 1 and Table 2. These resistors should have maximum of 1% tolerance at room temperature and 100 ppm/°C or less over the desired temperature range. A summary of the resistor settings used in this example is shown in Table 3. See Table 1 and Table 2 for additional trip points and hysteresis configurations.

The switching output of the TMP392 can be visualized with the output diagram shown in Figure 12. It is key to notice that hysteresis is subtracted from both Channel A and Channel B threshold values.  $\overline{\text{OUTA}}$  remains high until the sensor reaches +90°C where the output goes low, and returns high after the temperature drops back down to +80°C.  $\overline{\text{OUTB}}$  remains high until the sensor reaches +60°C where the output goes low, and returns high after the temperature drops back down to +50°C.

Table 3. Example Resistor Settings and Trip Points

CHANNEL	RESISTOR SETTING (k $\Omega$ )	HYSTERESIS (°C)	TRIP TEMPERATURE (°C)
SETA	78.7	10	+90
SETB	249		+60

8.2.2.3 Application Curve




Figure 12. TMP392 Output Response With Hysteresis

### 8.2.3 One Channel Operation for Hot Trip Point up to 124°C

Figure 13 shows the TMP392 configured for one channel operation, with a single resistor to set the hot trip point and hysteresis. Table 4 shows the possible resistor values and hysteresis values that may be used for one channel applications.





Figure 13. TMP392 One Channel (Hot) Operation Example Circuit With 78°C Trip Point and 5°C Hysteresis

Table 4. Single Resistor One Channel Setting

NOMINAL 1% RESISTOR (KΩ)	CHANNEL A TRIP TEMPERATURE (°C)	HYSTERESIS (°C)
10.5	62	5
12.1	64	5
14.0	66	5
16.2	68	5
18.7	70	5
21.5	72	5
24.9	74	5
28.7	76	5
33.2	78	5
38.3	80	5
44.2	82	5
51.1	84	5
59.0	86	5
68.1	88	5
78.7	90	5
90.0	92	5
105	94	10
121	96	10
140	98	10
162	100	10
187	102	10

**Table 4. Single Resistor One Channel Setting (continued)**

NOMINAL 1% RESISTOR (K $\Omega$ )	CHANNEL A TRIP TEMPERATURE (°C)	HYSTERESIS (°C)
215	104	10
249	106	10
287	108	10
332	110	10
383	112	10
442	114	10
511	116	10
590	118	10
681	120	10
787	122	10
909	124	10

**8.2.3.1 Application Curve**

**Figure 14. TMP392 One Channel (Hot) Operation Thresholds and Hysteresis**

### 8.2.4 One Channel Operation for Warm Trip Point from 30°C up to 105°C

Figure 15 shows the TMP392 configured for one channel operation, with a single resistor to set the warm trip point and hysteresis. The resistor values for one channel warm trip point is same as described in 表 2.




Figure 15. TMP392 One Channel (Warm) Operation Example Circuit With 55°C Trip Point and 10°C Hysteresis

## 9 Power Supply Recommendations

The low supply current and wide supply range of the TMP392 allow the device to be powered from many sources. VDDIO must always be lower than or equal to VDD + 0.3 V.


Power supply bypassing is strongly recommended by adding a 0.1-µF capacitor from VDD to GND. In noisy environments, TI recommends to add a filter with 0.1-µF capacitor and 100-Ω resistor between external supply and VDD to limit the power supply noise.

## 10 Layout

### 10.1 Layout Guidelines

The TMP392 is extremely simple to layout. Place the power supply bypass capacitor as close to the device as possible, and connect the capacitor as shown in Figure 16. Place the  $R_{SETA}$  and  $R_{SETB}$  resistors as close to the device as possible. Carefully consider the resistor placement to avoid additional leakage or parasitic capacitance, as this may affect the actual resistor sense value for the trip thresholds and hysteresis. If there is a possibility of moisture condensation on the SETA and SETB circuits, which may lead to additional leakage current, consider adding a conformal coating to the circuits.

## 10.2 Layout Example



**Figure 16. TMP392 Recommended Layout**

## 11 器件和文档支持

### 11.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.2 支持资源

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMP392A2DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 130	1CH	<a href="#">Samples</a>
TMP392A2DRLT	ACTIVE	SOT-5X3	DRL	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 130	1CH	<a href="#">Samples</a>
TMP392A3DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 130	1CI	<a href="#">Samples</a>
TMP392A3DRLT	ACTIVE	SOT-5X3	DRL	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 130	1CI	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:30X



SOLDERMASK DETAILS

4223266/C 12/2021

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

# EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4223266/C 12/2021

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司