


带有初级端调节的恒定电压、恒定电流控制器

 查询样品: **UCC28720**

特性

- <math> <10\text{mW}</math> 的无负载功率
- 初级端调节 (PSR) 免除了对光耦合器的需要
- $\pm 5\%$ 电压和电流调节在线路和负载范围内
- 700V 启动开关
- 80kHz 最大开关频率可实现高功率密度充电器设计
- 针对最高总体效率的准谐振谷值开关运行
- 宽 VDD 范围允许使用小型偏置电容器
- 动态双极性结型晶体管 (BJT) 驱动
- 过压、低线路和过流保护功能
- 可编程电缆补偿
- 小外形尺寸集成电路 (SOIC)-7 封装

简化的应用



UDG-13090

应用范围

- 用于消费类电子产品的 **USB** 兼容适配器和充电器
 - 智能电话
 - 平板电脑
 - 照相机
- 针对电视和台式机的待机电源
- 大型家用电器

说明

UCC28720 反激式电源控制器在不使用光耦合器的情况下可提供隔离输出恒定电压 (CV) 和恒定电流 (CC) 输出稳压。此器件处理来自初级电源开关和一个辅助反激式绕组的信息以实现输出电压和电流的精确控制。

一个内部 700V 启动开关、动态控制的工作状态和一个定制的调制配置文件在不牺牲启动时间或输出瞬态响应的同时支持超低待机功耗。

UCC28720 中的控制算法使得运行效率满足或者超过适用标准。输出驱动接至一个双极晶体管电源开关。带有谷值开关的断续传导模式 (DCM) 减少了开关损耗。开关频率的调制和初级电流峰值振幅 (FM 和 AM) 在整个负载和线路范围内保持较高的转换效率。

此控制器有一个 80kHz 的最大开关频率并且一直保持对变压器内峰值初级电流的控制。保护特性有助于抑制初级和次级应力分量。UCC28720 可由一个外部电阻器设定为对电缆中的压降进行补偿。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. PRODUCT INFORMATION^{(1) (2)}

PACKAGE	PINS	ORDERABLE DEVICES
SOIC (D)	7	UCC28720D

(1) See *Orderable Addendum* for specific device ordering information.

(2) For other fixed cable compensation options, please consult the factory.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		MIN	MAX	UNIT
Start-up pin voltage, HV	V_{HV}		700	V
Bias supply voltage, VDD	V_{VDD}		38	
Continuous base current sink	I_{DRV}		50	mA
Continuous base current source	I_{DRV}		Self- limiting	
Peak current, VS	I_{VS}		-1.2	
Base drive voltage at DRV	V_{DRV}	-0.5	Self- limiting	V
Voltage range	VS	-0.75	7	
	CS, CBC	-0.5	5	
Operating junction temperature range	T_J	-55	150	°C
Storage temperature	T_{STG}	-65	150	
Lead temperature 0.6 mm from case for 10 seconds			260	
ESD rating	Human-body model (HBM)		2000	V
	Charged-device model (CDM)		500	

(1) Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal. These ratings apply over the operating ambient temperature ranges unless otherwise noted.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
VDD	Bias supply operating voltage	9		35	V
C _{VDD}	VDD bypass capacitor	1.0		10	μF
R _{CBC}	Cable-compensation resistance	10			kΩ
I _{VS}	VS pin current	-1			mA
T _J	Operating junction temperature	-40		125	°C

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		UCC28720	UNITS
		D	
		7 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	141.5	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	73.8	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	89.0	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	23.5	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	88.2	

- (1) 有关传统和新的热 度量的更多信息，请参阅 *IC 封装热量应用报告*，[SPRA953](#)。
- (2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然 对流条件下的结至环境热阻。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。不存在特定的 JEDEC 标准测试，但 可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明，通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结板热阻。
- (5) 结至顶部特征参数，ψ_{JT}，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中提取出该参数以便获得 θ_{JA}。
- (6) 结至电路板特征参数，ψ_{JB}，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中提取出该参数以便获得 θ_{JA}。

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{VDD} = 25\text{ V}$, HV = open, $R_{CBC} = \text{open}$, $T_A = -40^\circ\text{C}$ to 125°C , $T_A = T_J$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
HIGH-VOLTAGE START UP						
I_{HV}	Start-up current out of VDD	$V_{HV} = 100\text{ V}$, $V_{VDD} = 0\text{ V}$, start state	100	225	500	μA
I_{HVLKG}	Leakage current at HV	$V_{HV} = 400\text{ V}$, run state, $T_J = 25^\circ\text{C}$		0.01	0.25	
BIAS SUPPLY INPUT						
I_{RUN}	Supply current, run	$I_{DRV} = 0$, run state		2.00	2.65	mA
I_{WAIT}	Supply current, wait	$I_{DRV} = 0$, wait state		95	150	μA
I_{START}	Supply current, start	$I_{DRV} = 0$, $V_{VDD} = 18\text{ V}$, start state, $I_{HV} = 0$		18	30	
I_{FAULT}	Supply current, fault	$I_{DRV} = 0$, fault state		95	150	
UNDERVOLTAGE LOCKOUT						
$V_{VDD(on)}$	VDD turn-on threshold	V_{VDD} low to high	19	21	23	V
$V_{VDD(off)}$	VDD turn-off threshold	V_{VDD} high to low	7.35	7.7	8.15	
VS INPUT						
V_{VSR}	Regulating level	Measured at no-load condition, $T_J = 25^\circ\text{C}^{(1)}$	4.01	4.05	4.09	V
V_{VSNCL}	Negative clamp level	$I_{VS} = -300\ \mu\text{A}$, volts below ground	190	250	325	mV
I_{VSB}	Input bias current	$V_{VS} = 4\text{ V}$	-0.25	0	0.25	μA
CS INPUT						
$V_{CST(max)}$	Max CS threshold voltage	$V_{VS} = 3.7\text{ V}$	735	780	815	mV
$V_{CST(min)}$	Min CS threshold voltage	$V_{VS} = 4.35\text{ V}$	175	190	215	
K_{AM}	AM control ratio	$V_{CST(max)} / V_{CST(min)}$	3.6	4.0	4.4	V/V
V_{CCR}	Constant current regulating level	CC regulation constant	317	330	344	mV
K_{LC}	Line compensation current ratio	$I_{VSL} = -300\ \mu\text{A}$, $I_{VSL} / \text{current out of CS pin}$	24.0	25.0	28.6	A/A
T_{CSLEB}	Leading-edge blanking time	DRV output duration, $V_{CS} = 1\text{ V}$	230	290	355	ns
DRIVER						
$I_{DRS(max)}$	Maximum DRV source current	$V_{DRV} = 2\text{ V}$, $V_{VDD} = 9\text{ V}$, $V_{VS} = 3.85\text{ V}$	32	37	41	mA
$I_{DRS(min)}$	Minimum DRV source current	$V_{DRV} = 2\text{ V}$, $V_{VDD} = 9\text{ V}$, $V_{VS} = 4.30\text{ V}$	16	19	22	
R_{DRVLS}	DRV low-side drive resistance	$I_{DRV} = 10\text{ mA}$		1	2.4	Ω
V_{DRCL}	DRV clamp voltage	$V_{VDD} = 35\text{ V}$		5.9	7	V
R_{DRVSS}	DRV pull-down in start state			20	25	$\text{k}\Omega$
TIMING						
$f_{SW(max)}$	Maximum switching frequency	$V_{VS} = 3.7\text{ V}$	74	80	87	kHz
$f_{SW(min)}$	Minimum switching frequency	$V_{VS} = 4.35\text{ V}$	580	650	740	Hz
t_{ZTO}	Zero-crossing timeout delay		2.5	3.1	3.6	μs

(1) The regulating level and over voltage at VS decreases with temperature by $0.8\text{ mV}/^\circ\text{C}$. This compensation is included to reduce the power supply output voltage variance over temperature.

ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range, $V_{DD} = 25\text{ V}$, HV = open, $R_{CBC} = \text{open}$, $T_A = -40^\circ\text{C}$ to 125°C , $T_A = T_J$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
PROTECTION						
V_{OVP}	Over-voltage threshold	At VS input, $T_J = 25^\circ\text{C}^{(2)}$	4.51	4.60	4.73	V
V_{OCP}	Over-current threshold	At CS input	1.4	1.5	1.6	
$I_{VSL(\text{run})}$	VS line-sense run current	Current out of VS pin increasing	190	225	275	μA
$I_{VSL(\text{stop})}$	VS line-sense stop current	Current out of VS pin decreasing	70	80	100	
K_{VSL}	VS line sense ratio	$I_{VSL(\text{run})} / I_{VSL(\text{stop})}$	2.45	2.80	3.05	A/A
$T_{J(\text{stop})}$	Thermal shut-down temperature	Internal junction temperature		165		$^\circ\text{C}$
CABLE COMPENSATION						
$V_{CBC(\text{max})}$	Cable compensation maximum voltage	Voltage at CBC at full load	2.9	3.1	3.5	V
$V_{CVS(\text{min})}$	Minimum compensation at VS	$V_{CBC} = \text{open}$, change in VS regulating level at full load	-55	-15	25	mV
$V_{CVS(\text{max})}$	Maximum compensation at VS	$V_{CBC} = 0\text{ V}$, change in VS regulating level at full load	275	320	380	


- (2) The regulating level and over voltage at VS decreases with temperature by $0.8\text{ mV}/^\circ\text{C}$. This compensation is included to reduce the power supply output voltage variance over temperature.

DEVICE INFORMATION

Functional Block Diagram



UDG-13094


PIN FUNCTIONS

NAME	NUMBER	I/O	DESCRIPTION
CBC	3	I	Cable compensation is a programming pin for compensation of cable voltage drop. Cable compensation is programmed with a resistor to GND.
CS	5	I	Current sense input connects to a ground-referenced current-sense resistor in series with the power switch. The resulting voltage is used to monitor and control the peak primary current. A series resistor can be added to this pin to compensate the peak switch current levels as the AC-mains input varies.
DRV	6	O	Drive is an output used to drive the base of an external high voltage NPN transistor.
GND	4	—	The ground pin is both the reference pin for the controller and the low-side return for the drive output. Special care should be taken to return all AC decoupling capacitors as close as possible to this pin and avoid any common trace length with analog signal return paths.
HV	7	I	The high-voltage pin connects directly to the rectified bulk voltage and provides charge to the VDD capacitor for start-up of the power supply.
NTC	—	I	NTC an interface to an external negative temperature coefficient resistor for remote temperature sensing. Pulling this pin low shuts down PWM action.
VDD	1	I	VDD is the bias supply input pin to the controller. A carefully-placed bypass capacitor to GND is required on this pin.
VS	2	I	Voltage sense is an input used to provide voltage and timing feedback to the controller. This pin is connected to a voltage divider between an auxiliary winding and GND. The value of the upper resistor of this divider is used to program the AC-mains run and stop thresholds and line compensation at the CS pin.

Detailed Pin Description

VDD (Device Bias Voltage Supply): The VDD pin is connected to a bypass capacitor to ground. The VDD turn-on UVLO threshold is 21 V and turn-off UVLO threshold is 8.1 V, with an available operating range up to 35 V on VDD. The USB charging specification requires the output current to operate in constant-current mode from 5 V to a minimum of 2 V; this is easily achieved with a nominal VDD of approximately 25 V. The additional VDD headroom up to 35 V allows for VDD to rise due to the leakage energy delivered to the VDD capacitor in high-load conditions.

GND (Ground): There is a single ground reference external to the device for the base drive current and analog signal reference. Place the VDD bypass capacitor close to GND and VDD with short traces to minimize noise on the VS and CS signal pins.

HV (High Voltage Startup): The HV pin is connected directly to the bulk capacitor to provide startup current to the VDD capacitor. The typical startup current is ~300 μ A which provides fast charging of the VDD capacitor. The internal HV start-up device is active until VDD exceeds the turn-on UVLO threshold at which time the HV start-up device is turned off. In the off state the leakage current is very low to minimize standby losses of the controller. When VDD falls below the UVLO turn-off threshold the HV start-up device is turned on.

VS (Voltage-Sense): The VS pin is connected to a resistor divider from the auxiliary winding to ground. The output-voltage feedback information is sampled at the end of the transformer secondary current demagnetization time to provide an accurate representation of the output voltage. Timing information to achieve valley-switching and to control the duty cycle of the secondary transformer current is determined by the waveform on the VS pin. Avoid placing a filter capacitor on this input which would interfere with accurate sensing of this waveform.

The VS pin also senses the bulk capacitor voltage to provide for AC-input run and stop thresholds, and to compensate the current-sense threshold across the AC-input range. During the transistor on-time the VS pin is clamped to approximately 250 mV below GND and the current out of the VS pin is sensed. For the AC-input run/stop function, the run threshold on VS is 225 μ A and the stop threshold is 80 μ A. The values for the auxiliary voltage divider upper-resistor R_{S1} and lower-resistor R_{S2} can be determined by the equations below.

$$R_{S1} = \frac{V_{IN(run)} \times \sqrt{2}}{N_{PA} \times I_{VSL(run)}}$$

where

- N_{PA} is the transformer primary-to-auxiliary turns ratio,
- $V_{IN(run)}$ is the AC RMS voltage to enable turn-on of the controller (run),
- $I_{VSL(run)}$ is the run-threshold for the current pulled out of the VS pin during the switch on-time. (see [ELECTRICAL CHARACTERISTICS](#))

(1)

$$R_{S2} = \frac{R_{S1} \times V_{VSR}}{N_{AS} \times (V_{OCV} + V_F) - V_{VSR}}$$

where

- V_{OCV} is the converter regulated output voltage,
- V_F is the output rectifier forward drop at near-zero current,
- N_{AS} is the transformer auxiliary to secondary turns ratio,
- R_{S1} is the VS divider high-side resistance,
- V_{VSR} is the CV regulating level at the VS input (see [ELECTRICAL CHARACTERISTICS](#)).

(2)

DRV (Base Drive): The DRV pin is connected to the NPN transistor base pin. The driver provides a base drive signal limited to 7 V. The turn-on characteristic of the driver is a 15 mA to 35-mA current source that is scaled with the current sense threshold dictated by the operating point in the control scheme. When the minimum current sense threshold is being used, the base drive current is also at its minimum value. As the current sense threshold is increased to the maximum, the base drive current scales linearly with it to its maximum of 35 mA typical. The turn-off current is determined by the low-side driver $R_{DS(on)}$

CS (Current Sense): The current-sense pin is connected through a series resistor (R_{LC}) to the current-sense resistor (R_{CS}). The current-sense threshold is 0.78 V for $I_{PP(max)}$ and 0.195 V for $I_{PP(min)}$. The series resistor R_{LC} provides the function of feed-forward line compensation to eliminate change in I_{PP} due to change in di/dt and the propagation delay of the internal comparator and NPN transistor turn-off time. There is an internal leading-edge blanking time of approximately 300 ns to eliminate sensitivity to the turn-on current spike. It should not be necessary to place a bypass capacitor on the CS pin. The value of R_{CS} is determined by the target output current in Constant Current (CC) regulation. The values of R_{CS} and R_{LC} can be determined by the equations below. The term η_{XFMR} is intended to account for the energy stored in the transformer but not delivered to the secondary. This includes transformer resistance and core loss, bias power, and primary-to-secondary leakage ratio.

Example: With a transformer core and winding loss of 5%, primary-to-secondary leakage inductance of 3.5%, and bias power to output power ratio of 1.5%. The η_{XFMR} value is approximately: $1 - 0.05 - 0.035 - 0.015 = 0.9$.

$$R_{CS} = \frac{V_{CCR} \times N_{PS}}{2I_{OCC}} \times \sqrt{\eta_{XFMR}}$$

where

- V_{CCR} is a current regulation constant (see [ELECTRICAL CHARACTERISTICS](#)),
- N_{PS} is the transformer primary-to-secondary turns ratio (a ratio of 13 to 15 is recommended for 5-V output),
- I_{OCC} is the target output current in constant-current regulation,
- η_{XFMR} is the transformer efficiency. (3)

$$R_{LC} = \frac{K_{LC} \times R_{S1} \times R_{CS} \times t_D \times N_{PA}}{L_P}$$

where

- R_{S1} is the VS pin high-side resistor value,
- R_{CS} is the current-sense resistor value,
- t_D is the current-sense delay including NPN transistor turn-off delay, add ~50 ns to transistor delay,
- N_{PA} is the transformer primary-to-auxiliary turns ratio,
- L_P is the transformer primary inductance,
- K_{LC} is a current-scaling constant (see [ELECTRICAL CHARACTERISTICS](#)). (4)

CBC (Cable Compensation): The cable compensation pin is connected to a resistor to ground to program the amount of output voltage compensation to offset cable resistance. The cable compensation block provides a 0-V to 3-V voltage level on the CBC pin corresponding to $I_{OCC(max)}$ output current. Connecting a resistance from CBC to GND programs a current that is summed into the VS feedback divider, increasing the regulation voltage as I_{OUT} increases. There is an internal series resistance of 28 k Ω to the CBC pin which sets a maximum cable compensation of a 5-V output to 400 mV when CBC is shorted to ground. The CBC resistance value can be determined by the equation below.

$$R_{CBC} = \frac{V_{CBC(max)} \times 3 \text{ k}\Omega \times (V_{OCV} + V_F)}{V_{VSR} \times V_{OCBC}} - 28 \text{ k}\Omega$$

where

- V_{OCV} is the regulated output voltage,
- V_F is the diode forward voltage in V,
- V_{OCBC} is the target cable compensation voltage at the output terminals,
- $V_{CBC(max)}$ is the maximum voltage at the cable compensation pin at the maximum converter output current (see [ELECTRICAL CHARACTERISTICS](#)),
- V_{VSR} is the CV regulating level at the VS input (see [ELECTRICAL CHARACTERISTICS](#)). (5)

TYPICAL CHARACTERISTICS

VDD = 25 V, unless otherwise noted.




Figure 1. Bias Supply Current vs. VDD Voltage




Figure 2. Operating Current vs. Junction Temperature




Figure 3. VS Pin Regulation Voltage vs. Junction Temperature




Figure 4. VS Pin Start and Stop Thresholds vs. Junction Temperature




Figure 5. Current Sense Threshold vs. Temperature




Figure 6. Constant Current Regulation Level vs. Junction Temperature

TYPICAL CHARACTERISTICS (continued)

VDD = 25 V, unless otherwise noted.




Figure 7. Minimum Switching Frequency vs. Junction Temperature




Figure 8. Maximum Switching Frequency vs. Junction Temperature




Figure 9. Driver Output Source Current vs. Junction Temperature




Figure 10. Driver Pull Down Resistance vs. Junction Temperature




Figure 11. Over Voltage Protection Threshold vs. Junction Temperature




Figure 12. HV Charging Current vs. Junction Temperature

FUNCTIONAL DESCRIPTION

The UCC28720 is a flyback power supply controller which provides accurate voltage and constant current regulation with primary-side feedback, eliminating the need for opto-coupler feedback circuits. The controller operates in discontinuous conduction mode with valley-switching to minimize switching losses. The modulation scheme is a combination of frequency and primary peak current modulation to provide high conversion efficiency across the load range. The control law provides a wide-dynamic operating range of output power which allows the power designer to achieve the <10-mW stand-by power requirement.

During low-power operating ranges the device has power management features to reduce the device operating current at operating frequencies below 28 kHz. Accurate voltage and constant current regulation, fast dynamic response, and fault protection are achieved with primary-side control. A complete charger solution can be realized with a straightforward design process, low cost and low component count.

Primary-Side Voltage Regulation

Figure 13 illustrates a simplified flyback converter with the main voltage regulation blocks of the device shown. The power train operation is the same as any DCM flyback circuit but accurate output voltage and current sensing is the key to primary-side control.




Figure 13. Simplified Flyback Converter (with the main voltage regulation blocks)

In primary-side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. As shown in Figure 14 it is clear there is a down slope representing a decreasing total rectifier V_F and resistance voltage drop ($I_S R_S$) as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the discriminator reliably recognizes the leakage inductance reset and ringing and ignores it, continuously samples the auxiliary voltage during the down slope after the ringing is diminished, and captures the error signal at the time the secondary winding reaches zero current. The internal reference on VS is 4.05 V. Temperature compensation on the VS reference voltage of $-0.8\text{-mV}/^\circ\text{C}$ offsets the change in the output rectifier forward voltage with temperature. The resistor divider is selected as outlined in the VS pin description.




Figure 14. Auxiliary Winding Voltage

The UCC28720 includes a VS signal sampler that uses discrimination methods to ensure an accurate sample of the output voltage from the auxiliary winding. There are some conditions that must be met on the auxiliary winding signal to ensure reliable operation. These conditions are the reset time of the leakage inductance and the duration of any subsequent leakage inductance ring. Refer to Figure 15 below for a detailed illustration of waveform criteria to ensure a reliable sample on the VS pin. The first detail to examine is the duration of the leakage inductance reset pedestal, t_{LK_RESET} in Figure 15. Because this can mimic the waveform of the secondary current decay, followed by a sharp downslope, it is important to keep the leakage reset time less than 600 ns for I_{PRI} minimum, and less than $2.2\ \mu\text{s}$ for I_{PRI} maximum. The second detail is the amplitude of ringing on the V_{AUX} waveform following t_{LK_RESET} . The peak-to-peak voltage at the VS pin should be less than approximately $100\ \text{mV}_{p-p}$ at least 200 ns before the end of the demagnetization time, t_{DM} . If there is a concern with excessive ringing, it usually occurs during light or no-load conditions, when t_{DM} is at the minimum. The tolerable ripple on VS scales up when measured at the auxiliary winding by R_{S1} and R_{S2} , and is equal to $100\ \text{mV} \times (R_{S1} + R_{S2}) / R_{S2}$ when measured directly at the auxiliary winding.




Figure 15. Auxiliary Waveform Details

During voltage regulation, the controller operates in frequency modulation mode and amplitude modulation mode as illustrated in Figure 16 below. The internal operating frequency limits of the device are 80 kHz, $f_{SW(max)}$ and 65 Hz, $f_{SW(min)}$. The transformer primary inductance and primary peak current chosen sets the maximum operating frequency of the converter. The output preload resistor and efficiency at low power determines the converter minimum operating frequency. There is no stability compensation required for the UCC28720.




Figure 16. Frequency and Amplitude Modulation Modes (during voltage regulation)

Primary-Side Current Regulation

Timing information at the VS pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary-peak current is at $I_{PP(max)}$. Referring to Figure 17 below, the primary-peak current, turns ratio, secondary demagnetization time (t_{DM}), and switching period (t_{SW}) determine the secondary average output current. Ignoring leakage inductance effects, the average output current is given by Equation 6. When the average output current reaches the regulation reference in the current control block, the controller operates in frequency modulation mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turn-off threshold.




Figure 17. Transformer Currents

$$I_{OUT} = \frac{I_{PP}}{2} \times \frac{N_P}{N_S} \times \frac{t_{DM}}{t_{SW}} \tag{6}$$





Figure 18. Typical Target Output V-I Characteristic

Valley Switching

The UCC28720 utilizes valley switching to reduce switching losses in the transistor, to reduce induced-EMI, and to minimize the turn-on current spike at the sense resistor. The controller operates in valley-switching in all load conditions unless the collector voltage (V_C) ringing has subsided.

Referring to [Figure 19](#) below, the UCC28720 operates in a valley-skipping mode in most load conditions to maintain an accurate voltage or current regulation point and still switch on the lowest available V_C .



UDG-13091

Figure 19. Valley-Skipping Mode

Start-Up Operation

The internal high-voltage start-up switch connected to the bulk capacitor voltage (V_{BLK}) through the HV pin charges the VDD capacitor. During start up there is typically 300 μA available to charge the VDD capacitor. When VDD reaches the 21-V UVLO turn-on threshold, the controller is enabled, the converter starts switching and the start-up switch is turned off. The initial three cycles are limited to $I_{PP(\text{min})}$. After the initial three cycles at minimum $I_{PP(\text{min})}$, the controller responds to the condition dictated by the control law. The converter will remain in discontinuous mode during charging of the output capacitor(s), maintaining a constant output current until the output voltage is in regulation.

Fault Protection

The UCC28720 provides comprehensive fault protection. Protection functions include:

- Output over-voltage fault
- Input under-voltage fault
- Internal over-temperature fault
- Primary over-current fault
- CS pin fault
- VS pin fault

A UVLO reset and restart sequence applies for all fault protection events.

The output over-voltage function is determined by the voltage feedback on the VS pin. If the voltage sample on VS exceeds 115% of the nominal V_{OUT} , the device stops switching and the internal current consumption is I_{FAULT} which discharges the VDD capacitor to the UVLO turn-off threshold. After that, the device returns to the start state and a start-up sequence ensues.

The UCC28720 always operates with cycle-by-cycle primary peak current control. The normal operating range of the CS pin is 0.78 V to 0.195 V. There is additional protection if the CS pin reaches 1.5 V. This results in a UVLO reset and restart sequence.

The line input run and stop thresholds are determined by current information at the VS pin during the transistor on-time. While the VS pin is clamped close to GND during the transistor on-time, the current through R_{S1} is monitored to determine a sample of the bulk capacitor voltage. A wide separation of run and stop thresholds allows clean start-up and shut-down of the power supply with the line voltage. The run current threshold is 225 μ A and the stop current threshold is 80 μ A.

The internal over-temperature protection threshold is 165°C. If the junction temperature reaches this threshold the device initiates a UVLO reset cycle. If the temperature is still high at the end of the UVLO cycle, the protection cycle repeats.

Protection is included in the event of component failures on the VS pin. If complete loss of feedback information on the VS pin occurs, the controller stops switching and restarts.

Current and Voltage Scaling Terms

- K_{AM} : maximum-to-minimum peak primary current ratio (see [ELECTRICAL CHARACTERISTICS](#)).
- K_{LC} : current-scaling constant (see [ELECTRICAL CHARACTERISTICS](#)).

Transformer Terms

- L_P : transformer primary inductance.
- N_{AS} : transformer auxiliary-to-secondary turns ratio.
- N_{PA} : transformer primary-to-auxiliary turns ratio.
- N_{PS} : transformer primary-to-secondary turns ratio.

Power Terms in Watts

- P_{IN} : converter maximum input power.
- P_{OUT} : full-load output power of the converter.
- P_{RSTR} : VDD start-up resistor power dissipation.
- P_{SB} : total stand-by power.
- P_{SB_CONV} : P_{SB} minus start-up resistor and snubber losses.

Resistance Terms in Ω

- R_{CS} : primary current programming resistance.
- R_{ESR} : total ESR of the output capacitor(s).
- R_{PL} : preload resistance on the output of the converter.
- R_{S1} : high-side VS pin resistance.
- R_{S2} : low-side VS pin resistance.

Timing Terms in Seconds

- t_D : current-sense delay including transistor turn-off delay; add 50 ns to transistor delay.
- $t_{DMAG(min)}$: minimum secondary rectifier conduction time.
- $t_{ON(min)}$: minimum transistor on time.
- t_R : resonant frequency during the DCM (discontinuous conduction mode) time.

Voltage Terms in Volts

- V_{BLK} : highest bulk capacitor voltage for stand-by power measurement.
- $V_{BULK(min)}$: minimum voltage on C_{B1} and C_{B2} at full power.
- V_{OCBC} : target cable compensation voltage at the output terminals.
- $V_{CBC(max)}$: maximum voltage at the CBC pin at the maximum converter output current (see [ELECTRICAL CHARACTERISTICS](#)).
- V_{CCR} : constant-current regulating voltage (see [ELECTRICAL CHARACTERISTICS](#)).
- $V_{CST(max)}$: CS pin maximum current-sense threshold (see [ELECTRICAL CHARACTERISTICS](#)).
- $V_{CST(min)}$: CS pin minimum current-sense threshold (see [ELECTRICAL CHARACTERISTICS](#)).
- $V_{DD(off)}$: UVLO turn-off voltage (see [ELECTRICAL CHARACTERISTICS](#)).
- $V_{DD(on)}$: UVLO turn-on voltage (see [ELECTRICAL CHARACTERISTICS](#)).
- $V_{O\Delta}$: output voltage drop allowed during the load-step transient.
- V_{CPK} : peak transistor collector to emitter voltage at high line.
- V_F : secondary rectifier forward voltage drop at near-zero current.
- V_{FA} : auxiliary rectifier forward voltage drop.
- V_{LK} : estimated leakage inductance energy reset voltage.
- V_{OCV} : regulated output voltage of the converter.
- V_{OCC} : target lowest converter output voltage in constant-current regulation.
- V_{REV} : peak reverse voltage on the secondary rectifier.
- V_{RIPPLE} : output peak-to-peak ripple voltage at full-load.
- V_{VSR} : CV regulating level at the VS input (see [ELECTRICAL CHARACTERISTICS](#)).

AC Voltage Terms in V_{RMS}

- $V_{IN(max)}$: maximum input voltage to the converter.
- $V_{IN(min)}$: minimum input voltage to the converter.
- $V_{IN(run)}$: converter input start-up (run) voltage.

Efficiency Terms

- η_{SB} : estimated efficiency of the converter at no-load condition, not including start-up resistance or bias losses. For a 5-V USB charger application, 60% to 65% is a good initial estimate.
- η : converter overall efficiency.
- η_{XFMR} : transformer primary-to-secondary power transfer efficiency.

Stand-by Power Estimate

Assuming no-load stand-by power is a critical design parameter, determine estimated no-load power based on target converter maximum switching frequency and output power rating.

The following equation estimates the stand-by power of the converter.

$$P_{SB_CONV} = \frac{P_{OUT} \times f_{MIN}}{\eta_{SB} \times K_{AM}^2 \times f_{MAX}} \quad (7)$$

For a typical USB charger application, the bias power during no-load is approximately 2.5 mW. This is based on 25-V VDD and 100-μA bias current. The output preload resistor can be estimated by V_{OCV} and the difference in the converter stand-by power and the bias power. The equation for output preload resistance accounts for bias power estimated at 2.5 mW.

$$R_{PL} = \frac{V_{OCV}^2}{P_{SB_CONV} - 2.5 \text{ mW}} \quad (8)$$

The capacitor bulk voltage for the loss estimation is the highest voltage for the stand-by power measurement, typically 325 V_{DC} .

For the total stand-by power estimation add an estimated 2.5 mW for snubber loss to the converter stand-by power loss.

$$P_{SB} = P_{SB_CONV} + 2.5 \text{ mW} \quad (9)$$

Input Bulk Capacitance and Minimum Bulk Voltage

Determine the minimum voltage on the input capacitance, C_{B1} and C_{B2} total, in order to determine the maximum N_p to N_s turns ratio of the transformer. The input power of the converter based on target full-load efficiency, minimum input RMS voltage, and minimum AC input frequency are used to determine the input capacitance requirement.

Maximum input power is determined based on V_{OCV} , I_{OCC} , and the full-load efficiency target.

$$P_{IN} = \frac{V_{OCV} \times I_{OCC}}{\eta} \quad (10)$$

The below equation provides an accurate solution for input capacitance based on a target minimum bulk capacitor voltage. To target a given input capacitance value, iterate the minimum capacitor voltage to achieve the target capacitance.

$$C_{BULK} = \frac{2P_{IN} \times \left(0.25 + \frac{1}{2\pi} \times \arcsin \left(\frac{V_{BULK(min)}}{\sqrt{2} \times V_{IN(min)}} \right) \right)}{\left(2V_{IN(min)}^2 - V_{BULK(min)}^2 \right) \times f_{LINE}} \quad (11)$$

Transformer Turns Ratio, Inductance, Primary-Peak Current

The maximum primary-to-secondary turns ratio can be determined by the target maximum switching frequency at full load, the minimum input capacitor bulk voltage, and the estimated DCM quasi-resonant time.

Initially determine the maximum available total duty cycle of the on time and secondary conduction time based on target switching frequency and DCM resonant time. For DCM resonant time, assume 500 kHz if you do not have an estimate from previous designs. For the transition mode operation limit, the period required from the end of secondary current conduction to the first valley of the V_{CE} voltage is $\frac{1}{2}$ of the DCM resonant period, or 1 μ s assuming 500-kHz resonant frequency. D_{MAX} can be determined using the equation below.

$$D_{MAX} = 1 - \left(\frac{t_R}{2} \times f_{MAX} \right) - D_{MAGCC} \quad (12)$$

Once D_{MAX} is known, the maximum turns ratio of the primary to secondary can be determined with the equation below. D_{MAGCC} is defined as the secondary diode conduction duty cycle during constant-current, CC, operation. It is set internally by the UCC28720 at 0.425. The total voltage on the secondary winding needs to be determined; which is the sum of V_{OCV} , the secondary rectifier V_F , and the cable compensation voltage (V_{OCBC}). For the 5-V USB charger applications, a turns ratio range of 13 to 15 is typically used.

$$N_{PS(max)} = \frac{D_{MAX} \times V_{BULK(min)}}{D_{MAGCC} \times (V_{OCV} + V_F + V_{OCBC})} \quad (13)$$

Once an optimum turns ratio is determined from a detailed transformer design, use this ratio for the following parameters.

The UCC28720 constant-current regulation is achieved by maintaining a maximum D_{MAG} duty cycle of 0.425 at the maximum primary current setting. The transformer turns ratio and constant-current regulating voltage determine the current sense resistor for a target constant current.

Since not all of the energy stored in the transformer is transferred to the secondary, a transformer efficiency term is included. This efficiency number includes the core and winding losses, leakage inductance ratio, and bias power ratio to rated output power. For a 5-V, 1-A charger example, bias power of 1.5% is a good estimate. An overall transformer efficiency of 0.9 is a good estimate to include 3.5% leakage inductance, 5% core and winding loss, and 1.5% bias power.

$$R_{CS} = \frac{V_{CCR} \times N_{PS}}{2I_{OCC}} \times \sqrt{\eta_{XFMR}} \quad (14)$$

The primary transformer inductance can be calculated using the standard energy storage equation for flyback transformers. Primary current, maximum switching frequency and output and transformer power losses are included in the equation below. Initially determine transformer primary current.

Primary current is simply the maximum current sense threshold divided by the current sense resistance.

$$I_{PP(max)} = \frac{V_{CST(max)}}{R_{CS}} \quad (15)$$

$$L_P = \frac{2(V_{OCV} + V_F + V_{OCBC}) \times I_{OCC}}{\eta_{XFMR} \times I_{PP(max)}^2 \times f_{MAX}} \quad (16)$$

The secondary winding to auxiliary winding transformer turns ratio (N_{AS}) is determined by the lowest target operating output voltage in constant-current regulation and the VDD UVLO of the UCC28720. There is additional energy supplied to VDD from the transformer leakage inductance energy which allows a lower turns ratio to be used in many designs.

$$N_{AS} = \frac{V_{DD(off)} + V_{FA}}{V_{OCC} + V_F} \quad (17)$$

Transformer Parameter Verification

The transformer turns ratio selected affects the transistor V_C and secondary rectifier reverse voltage so these should be reviewed. The UCC28720 does require a minimum on time of the transistor (t_{ON}) and minimum D_{MAG} time (t_{DMAG}) of the secondary rectifier in the high line, minimum load condition. The selection of f_{MAX} , L_P and R_{CS} affects the minimum t_{ON} and t_{DMAG} .

The secondary rectifier and transistor voltage stress can be determined by the equations below.

$$V_{REV} = \frac{V_{IN(max)} \times \sqrt{2}}{N_{PS}} + V_{OCV} + V_{OCBC} \quad (18)$$

For the transistor V_C voltage stress, an estimated leakage inductance voltage spike (V_{LK}) needs to be included.

$$V_{CPK} = (V_{IN(max)} \times \sqrt{2}) + (V_{OCV} + V_F + V_{OCBC}) \times N_{PS} + V_{LK} \quad (19)$$

Equation 20 and Equation 21 are used to determine if the minimum t_{ON} target of 300 ns and minimum t_{DMAG} target of 1.2 μs is achieved.

$$t_{ON(min)} = \frac{L_P}{V_{IN(max)} \times \sqrt{2}} \times \frac{I_{PP(max)} \times V_{CST(min)}}{V_{CST(max)}} \quad (20)$$

$$t_{DMAG(min)} = \frac{t_{ON} \times V_{IN(max)} \times \sqrt{2}}{N_{PS} \times (V_{OCV} + V_F)} \quad (21)$$

Output Capacitance

The output capacitance value is typically determined by the transient response requirement from no-load. For example, in some USB charger applications there is a requirement to maintain a minimum V_O of 4.1 V with a load-step transient of 0 mA to 500 mA. The equation below assumes that the switching frequency can be at the UCC28720 minimum of $f_{SW(min)}$.

$$C_{OUT} = \frac{I_{TRAN} \left(\frac{1}{f_{SW(min)}} + 150 \mu s \right)}{V_{O\Delta}} \quad (22)$$

Another consideration of the output capacitor(s) is the ripple voltage requirement which is reviewed based on secondary peak current and ESR. A margin of 20% is added to the capacitor ESR requirement in the equation below.

$$R_{ESR} = \frac{V_{RIPPLE} \times 0.8}{I_{PP(max)} \times N_{PS}} \quad (23)$$

VDD Capacitance, C_{DD}

The capacitance on VDD needs to supply the device operating current until the output of the converter reaches the target minimum operating voltage in constant-current regulation. At this time the auxiliary winding can sustain the voltage to the UCC28720. The total output current available to the load and to charge the output capacitors is the constant-current regulation target. The equation below assumes the output current of the flyback is available to charge the output capacitance until the minimum output voltage is achieved. There is 1 V of margin added to VDD in the calculation.

$$C_{DD} = \frac{\left(I_{RUN} + L_{DRS(max)} \times \left(1 - D_{magcc} \right) \right) \times \frac{C_{OUT} \times V_{OCC}}{I_O}}{\left(V_{DD(on)} - V_{DD(off)} \right) - 1V} \quad (24)$$

VS Resistor Divider, Line Compensation, and Cable Compensation

The VS divider resistors determine the output voltage regulation point of the flyback converter, also the high-side divider resistor (R_{S1}) determines the line voltage at which the controller enables continuous DRV operation. R_{S1} is initially determined based on transformer auxiliary to primary turns ratio and desired input voltage operating threshold.

$$R_{S1} = \frac{V_{IN(run)} \times \sqrt{2}}{N_{PA} \times I_{VSL(run)}} \quad (25)$$

The low-side VS pin resistor is selected based on desired V_O regulation voltage.

$$R_{S2} = \frac{R_{S1} \times V_{VSR}}{N_{AS} \times (V_{OCV} + V_F) - V_{VSR}} \quad (26)$$

The UCC28720 can maintain tight constant-current regulation over input line by utilizing the line compensation feature. The line compensation resistor (R_{LC}) value is determined by current flowing in R_{S1} and expected base drive and transistor turn-off delay. Assume a 50-ns internal delay in the UCC28720.

$$R_{LC} = \frac{K_{LC} \times R_{S1} \times R_{CS} \times t_D \times N_{PA}}{L_P} \quad (27)$$

The UCC28720 has adjustable cable drop compensation. The resistance for the desired compensation level at the output terminals can be determined using [Equation 28](#).

$$R_{CBC} = \frac{V_{CBC(max)} \times 3 \text{ k}\Omega \times (V_{OCV} + V_F)}{V_{VSR} \times V_{OCBC}} - 28 \text{ k}\Omega \quad (28)$$

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28720D	ACTIVE	SOIC	D	7	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28720	Samples
UCC28720DR	ACTIVE	SOIC	D	7	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28720	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




D0007A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0007A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4220728/A 01/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0007A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4220728/A 01/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司