











**ULN2003B** 

ZHCSCU6A -JUNE 2014-REVISED SEPTEMBER 2014

#### ULN2003B 高电压、 高电流达灵顿晶体管阵列

#### 特性

- 输出泄漏电流 (I<sub>CEX</sub>) 超过 ULN2003A 的四倍
- 500mA 额定集电极电流(单路输出)
- 高压输出 50V
- 钳位二极管输出
- 可兼容各类逻辑的输入
- 继电器驱动器应用

#### 应用 2

- 继电器驱动器
- 锤式驱动器
- 灯驱动器
- 显示屏驱动器(LED 和气体放电元件)
- 线路驱动器
- 逻辑缓冲器

#### 3 说明

ULN2003B 是一款高电压、高电流达灵顿晶体管阵 列。 这个器件包含 7 个高压输出型 NPN 达灵顿晶体 管对,这些晶体管具有针对电感负载开关的共阴极钳位 二极管。 单个达灵顿对的集电极电流额定值为 500mA。 将达灵顿对并联可以提供更高的电流。


ULN2003B 的每个达灵顿对具有一个 2.7kΩ 基极串联 电阻器,可直接用于晶体管逻辑 (TTL) 或互补金属氧 化物半导体 (CMOS) 器件。

器件信息<sup>(1)</sup>

部件号	封装	封装尺寸 (标称值)		
	PDIP (16)	19.30mm x 6.35mm		
ULN2003B	SOIC (16)	9.90mm x 3.91mm		
	TSSOP (16)	5.00mm x 4.40mm		

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 简化电路原理图



Changes from Original (June 2014) to Revision A


Page



特性1	9	Detailed Description	9
应用 1		9.1 Overview	9
说明 1		9.2 Functional Block Diagram	9
		9.3 Feature Description	9
		9.4 Device Functional Modes	10
	10	Application and Implementation	10
_		10.1 Application Information	10
•		10.2 Typical Application	10
	11	Power Supply Recommendations	12
	12	Layout	12
. •		12.1 Layout Guidelines	
		12.2 Layout Example	12
	13		
		13.1 商标	
		13.2 静电放电警告	13
		13.3 术语表	13
	14	机械封装和可订购信息	13
		p apple 4 days of stays and a	
	应用	应用	应用       1       9.1 Overview         说明       1       9.2 Functional Block Diagram         简化电路原理图       1       9.3 Feature Description         修订历史记录       2       9.4 Device Functional Modes         Pin Configuration and Functions       3         Specifications       4         7.1 Absolute Maximum Ratings       4         7.2 Handling Ratings       4         7.3 Recommended Operating Conditions       4         7.4 Thermal Information       4         7.5 Electrical Characteristics, TA = 25°C       5         7.6 Electrical Characteristics, TA = -40°C to 105°C       5         7.7 Switching Characteristics, TA = -40°C to 105°C       5         7.8 Switching Characteristics, TA = -40°C to 105°C       5         7.9 Typical Characteristics       6         7.10 Thermal Information       7         14 机械封装和可订购信息



### 6 Pin Configuration and Functions



#### **Pin Functions**

F	PIN	I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
<1:7>B	1 - 7	Input	Channel 1 through 7 darlington base input	
<1:7>C	16 - 10	Output	Channel 1 through 7 darlington collector output	
E	7	_	Common Emmitter shared by all channels (typically tied to ground)	
СОМ	8	Input/Output	Common cathode node for flyback diodes (required for inductive loads)	



#### 7 Specifications

#### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

at 25°C free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Collector-emitter voltage			50	V
	Clamp diode reverse voltage (2)			50	V
VI	Input voltage <sup>(2)</sup>			30	V
	Peak collector current (3)(4)			500	mA
I <sub>OK</sub>	Output clamp current			500	mA
	Total emitter-terminal current			-2.5	Α
T <sub>A</sub>	Operating free-air temperature range		-40	105	°C
		D package		81	
$\theta_{JA}$	Package thermal impedance (3)(4)	N package		49.7	°C/W
		PW package		105	
TJ	Operating virtual junction temperature			150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	ů
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		2000	\/
V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
$V_{I}$	0	5	V
V <sub>CC</sub>	0	50	V
T <sub>J</sub> Junction Temperature	-40	125	°C

#### 7.4 Thermal Information

		ULN	ULN2003B			
	THERMAL METRIC <sup>(1)</sup>	PW	D	UNIT		
		16 PINS	16 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.4	81.2			
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	32.9	40.3			
$R_{\theta JB}$	Junction-to-board thermal resistance	51.3	38.9	°C/W		
ΨЈТ	Junction-to-top characterization parameter	2.1	10.9			
ΨЈВ	Junction-to-board characterization parameter	50.6	38.7			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(3)</sup> Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics, $T_A = 25$ °C

PARAMETER		TEST FIGURE	TEST C	TEST CONDITIONS		LN2003B		UNIT
			IESIC	CNDITIONS	MIN	TYP	MAX	UNII
				$I_C = 200 \text{ mA}$			2.4	
$V_{I(on)}$	On-state input voltage	图 12	$V_{CE} = 2 V$	$I_C = 250 \text{ mA}$			2.7	V
				$I_C = 300 \text{ mA}$			3	
			$I_I = 250 \ \mu A$ ,	$I_C = 100 \text{ mA}$		0.9	1.1	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	图 11	$I_I = 350 \mu A$ ,	I <sub>C</sub> = 200 mA		1	1.3	V
	voltage		$I_I = 500 \mu A$ ,	I <sub>C</sub> = 350 mA		1.2	1.6	
I <sub>CEX</sub>	Collector cutoff current	图 8	V <sub>CE</sub> = 50 V,	I <sub>I</sub> = 0			10	μΑ
V <sub>F</sub>	Clamp forward voltage	图 14	I <sub>F</sub> = 350 mA			1.7	2	V
I <sub>I(off)</sub>	Off-state input current	图 9	V <sub>CE</sub> = 50 V,	I <sub>C</sub> = 500 μA	50	65		μΑ
I	Input current	图 10	V <sub>I</sub> = 3.85 V			0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	图 13	V <sub>R</sub> = 50 V				50	μΑ
C <sub>i</sub>	Input capacitance		$V_I = 0$ ,	f = 1 MHz		15	25	pF

# 7.6 Electrical Characteristics, $T_A = -40$ °C to 105°C

	PARAMETER	TEST FIGURE TEST CONDITIONS		CONDITIONS	ULN2003B			UNIT
					MIN	TYP	MAX	
				$I_C = 200 \text{ mA}$			2.7	
$V_{I(on)}$	On-state input voltage	图 12	$V_{CE} = 2 V$	$I_C = 250 \text{ mA}$			2.9	V
				I <sub>C</sub> = 300 mA			3	
			I <sub>I</sub> = 250 μA,	I <sub>C</sub> = 100 mA		0.9	1.2	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	图 11	$I_1 = 350 \mu A$ ,	I <sub>C</sub> = 200 mA		1	1.4	V
			$I_1 = 500 \mu A$ ,	I <sub>C</sub> = 350 mA		1.2	1.7	
I <sub>CEX</sub>	Collector cutoff current	图 8	V <sub>CE</sub> = 50 V,	$I_1 = 0$			20	μΑ
V <sub>F</sub>	Clamp forward voltage	图 14	I <sub>F</sub> = 350 mA			1.7	2.2	V
I <sub>I(off)</sub>	Off-state input current	图 9	V <sub>CE</sub> = 50 V,	I <sub>C</sub> = 500 μA	30	65		μΑ
I	Input current	图 10	V <sub>I</sub> = 3.85 V			0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	图 13	V <sub>R</sub> = 50 V				100	μΑ
C <sub>i</sub>	Input capacitance		$V_1 = 0$ ,	f = 1 MHz		15	25	pF

# 7.7 Switching Characteristics, $T_A = 25$ °C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output			0.25	1	μs
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			0.25	1	μs
V <sub>OH</sub>	High-level output voltage after switching	$V_S = 50 \text{ V},  I_O \approx 300 \text{ mA}$	V <sub>S</sub> - 20			mV

# 7.8 Switching Characteristics, $T_A = -40^{\circ}C$ to $105^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output			1	10	μs
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			1	10	μs
V <sub>OH</sub>	High-level output voltage after switching	$V_{S} = 50 \text{ V}, \qquad I_{O} \approx 300 \text{ mA}$	V <sub>S</sub> - 50			mV


# TEXAS INSTRUMENTS

#### 7.9 Typical Characteristics





#### 7.10 Thermal Information



#### **8 Parameter Measurement Information**




图 8. I<sub>CEX</sub> Test Circuit




图 10. I<sub>I</sub> Test Circuit




图 12. V<sub>I(on)</sub> Test Circuit




图 9. I<sub>I(off)</sub> Test Circuit




图 11. h<sub>fe</sub> , V<sub>CE(sat)</sub> Test Circuit





图 13. I<sub>R</sub> Test Circuit





### 9 Detailed Description


#### 9.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULN2003B comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULN2003B has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V or 3.3 V. The ULN2003B offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (-40°C to 105°C).

#### 9.2 Functional Block Diagram



All resistor values shown are nominal.

图 15. Schematic (Each Comparator)

#### 9.3 Feature Description

Each channel of ULN2003B consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain ( $\beta$ 2). This can be as high as 10,000 A/A at certain currents. The very high  $\beta$  allows for high output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current via the 2.7 k $\Omega$  resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2 k $\Omega$  & 3.0 k $\Omega$  resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply via the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.



#### 9.4 Device Functional Modes

#### 9.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULN2003B is able to drive inductive loads and supress the kick-back voltage via the internal free wheeling diodes.

#### 9.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for ULN2003B to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.

#### 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

ULN2003B will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of ULN2003B, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in \$\mathbb{B}\$ 16.

#### 10.2 Typical Application




图 16. ULN2003B as Inductive Load Driver



#### Typical Application (接下页)

#### 10.2.1 Design Requirements

For this design example, use the parameters listed in 表 1 as the input parameters.

#### 表 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
GPIO Voltage	3.3 V or 5.0 V
Coil Supply Voltage	12 V to 48 V
Number of Channels	7
Output Current (R <sub>COIL</sub> )	20 mA to 300 mA per channel
Duty Cycle	100%

#### 10.2.2 Detailed Design Procedure

When using ULN2003B in a coil driving application, determine the following:

- Input Voltage Range
- Temperature Range
- Output & Drive Current
- Power Dissipation

#### 10.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance & output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).  $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$  (1)

#### 10.2.2.2 Output Low Voltage

The output low voltage  $(V_{OL})$  is the same thing as  $V_{CE(SAT)}$  and can be determined by,  $\boxtimes$  1,  $\boxtimes$  2, or  $\boxtimes$  5.

#### 10.2.2.3 Power Dissipation & Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by 图 6 or 图 7.

For a more accurate determination of number of coils possible, use the below equation to calculate ULN2003B on-chip power dissipation  $P_D$ :

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

 $V_{OLi}$  is the OUT<sub>i</sub> pin voltage for the load current  $I_{Li}$ . This is the same as  $V_{CE(SAT)}$  (

In order to guarantee reliability of ULN2003B and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ( $PD_{(MAX)}$ ) dictated by below equation  $\Delta \vec{z}$  3.

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix} \theta_{JA}$$

Where

T<sub>J(MAX)</sub> is the target maximum junction temperature.

T<sub>A</sub> is the operating ambient temperature.

 $\theta_{\text{JA}}$  is the package junction to ambient thermal resistance.


(3)

It is recommended to limit ULN2003B IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.



#### 10.2.3 Application Curves

The following curves were generated with ULN2003B driving an OMRON G5NB relay –  $V_{in}$  = 5.0V;  $V_{sup}$ = 12 V &  $R_{COII}$  = 2.8 k $\Omega$ 



#### 11 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

#### 12 Layout

#### 12.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive UNL2003B. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

#### 12.2 Layout Example




图 19. Package Layout



#### 13 器件和文档支持

#### 13.1 商标

All trademarks are the property of their respective owners.

#### 13.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 13.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

#### 14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ULN2003BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 105	ULN2003B	Samples
ULN2003BN	ACTIVE	PDIP	N	16	25	RoHS & Non-Green	SN	N / A for Pkg Type	-40 to 105	ULN2003BN	Samples
ULN2003BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 105	UN2003B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Jan-2022


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All ullilensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2003BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003BDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ULN2003BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ULN2003BDR	SOIC	D	16	2500	853.0	449.0	35.0
ULN2003BDR	SOIC	D	16	2500	364.0	364.0	27.0
ULN2003BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
ULN2003BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0

### PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ULN2003BN	N	PDIP	16	25	506.1	9	600	5.4

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司