

LMX1204 低噪声、高频 JESD 缓冲器/倍频器/分频器

1 特性

- 300MHz 至 12.8GHz 输出频率
- 超低噪声
 - 6GHz 输出的本底噪声为 -161dBc/Hz
 - 6GHz 输出、10kHz 偏移时的 1/f 噪声为 -154dBc/Hz
 - 在 30fs 附加抖动下 (直流至 f_{CLK} 积分范围)
- 4 个具有相应 SYSREF 输出的高频时钟
 - 支持 $\div 1$ (缓冲模式)、 $\div 2$ 、3、4、5、6、7 和 8 的共享分频器
 - 支持 $\times 1$ (滤波器模式)、 $\times 2$ 、 $\times 3$ 和 $\times 4$ 的基于 PLL 的共享倍频器
- 带有相应 SYSREF 输出的 LOGICLK 输出
 - 基于单独的分频组
 - $\div 1$ 、2、4 预分频器
 - $\div 1$ (旁路)、2、...、1023 后分频器
- 8 个可编程输出功率级别
- 同步的 SYSREF 时钟输出
 - 在 12.8GHz 下，508 次延迟步长调整，每次小于 2.5ps
 - 发生器和中继器模式
 - SYSREFREQ 引脚的窗口化特性，以优化计时
- 针对所有分频和倍频器件的同步功能
- 2.5V 工作电压
- -40°C 至 +85°C 工作温度

2 应用

- 通用：
 - 数据转换器时钟
 - 时钟分配/倍频/分频
- 测试设备：
 - [示波器](#)
 - 宽带数字转换器
 - [无线设备测试仪](#)
- 航空航天与国防：
 - [雷达](#)
 - [电子战](#)
 - [导引头前端](#)
 - 军需品
 - 相控阵天线/波束形成


3 说明

该器件具有高频功能和极低的抖动特性，可在不降低信噪比的情况下，很好地解决时钟精度、高频数据转换器的问题。4 个高频时钟输出中的每一个输出以及具有更大分频器范围的附加 LOGICLK 输出都与 SYSREF 输出时钟信号配对。JESD 接口的 SYSREF 信号可以在内部生成，也可以作为输入传入，并重新计时为器件时钟。对于数据转换器时钟应用，务必使时钟的抖动小于数据转换器的孔径抖动。在需要对 4 个以上数据转换器进行时钟控制的应用中，可以使用多个器件开发各种级联架构，以分配所需的所有高频时钟和 SYSREF 信号。凭借其低抖动和低本底噪声，该器件可与超低噪声参考时钟源相结合，是时钟控制型数据转换器的典型解决方案，尤其是在 3GHz 以上采样时。

封装信息⁽¹⁾

器件型号	封装	封装尺寸
LMX1204	VQFN (40)	6.00mm × 6.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



方框图



Table of Contents

1 特性	1	7.3 Feature Description.....	17
2 应用	1	7.4 Device Functional Modes.....	27
3 说明	1	8 Application and Implementation	28
4 Revision History	2	8.1 Applications Information.....	28
5 Pin Configuration and Functions	3	8.2 Typical Application.....	29
6 Specifications	5	8.3 Power Supply Recommendations.....	31
6.1 Absolute Maximum Ratings.....	5	8.4 Layout.....	31
6.2 ESD Ratings.....	5	9 Device and Documentation Support	33
6.3 Recommended Operating Conditions.....	5	9.1 Device Support.....	33
6.4 Thermal Information.....	5	9.2 接收文档更新通知.....	33
6.5 Electrical Characteristics.....	6	9.3 支持资源.....	33
6.6 Timing Requirements.....	8	9.4 Trademarks.....	33
6.7 Timing Requirements.....	8	9.5 Electrostatic Discharge Caution.....	33
6.8 Typical Characteristics.....	9	9.6 术语表.....	33
7 Detailed Description	15	10 Mechanical, Packaging, and Orderable Information	33
7.1 Overview.....	15		
7.2 Functional Block Diagram.....	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (July 2021) to Revision A (August 2022)	Page
• 将数据表状态从“预告信息”更改为“生产数据”	1
• 向数据表中添加了滤波器模式信息.....	1
• Added descriptions for POR, multiplier, filter mode, common mode voltage, and other topics in the <i>Detailed Description</i> section.....	15
• Changed 表 8-1	28
• Moved the <i>Power Supply Recommendations</i> and <i>Layout</i> sections to the <i>Application and Implementation</i> section.....	31

5 Pin Configuration and Functions




图 5-1. RHA Package 40-Pin VQFN Top View

表 5-1. Pin Functions

NAME	NO.	TYPE	DESCRIPTION
BIAS01	20	BYP	If not using the multiplier, this pin may be left open. If using the multiplier, bypass this pin to GND with a 10-nF capacitor for optimal noise performance.
BIAS23	31	BYP	If not using the multiplier, this pin may be left open. If using the multiplier, bypass this pin to GND with a 10-μF and 0.1-μF capacitor for optimal noise performance.
CLKIN_N	7	I	Differential reference input clock. Internal 50-Ω termination. AC-couple with a capacitor appropriate to the input frequency (typically 0.1 μF or smaller). If using single-ended, terminate unused side with a series AC-coupling capacitor 50-Ω resistor to GND.
CLKIN_P	6		
CLKOUT0_N	15	O	Differential clock output pairs. Each pin is an open-collector output with internally integrated 50-Ω resistor with programmable output swing. AC coupling required.
CLKOUT0_P	14		
CLKOUT1_N	19		
CLKOUT1_P	18		
CLKOUT2_N	32		
CLKOUT2_P	33		
CLKOUT3_N	36		
CLKOUT3_P	37		
CS#	10	I	SPI chip select. High impedance CMOS input. Accepts up to 3.3 V.
DAP	DAP	GND	Ground these pins.
GND	5,13,17,26,34,38		
LOGICLKOUT_N	27	O	Differential clock output pair. Selectable CML, LVDS, or LVPECL format. Programmable common-mode voltage.
LOGICLKOUT_P	28		
LOGISYSREFOUT_N	23	O	Differential clock output pair. Selectable CML, LVDS, or LVPECL format. Programmable common-mode voltage.
LOGISYSREFOUT_P	24		
MUXOUT	1	O	Multiplexed pin serial data readback and lock status of the multiplier.
SCK	8	I	SPI clock. High impedance CMOS input. Accepts up to 3.3 V.
SDI	9	I	SPI data input. High impedance CMOS input. Accepts up to 3.3 V.
SYSREFREQ_N	3	I	Differential SYSREF request input for JESD204B support. Internal 50-Ω AC coupled to internal common-mode voltage or capacitor to GND. Supports AC and DC coupling which can directly accept a common mode voltage of 1.2 to 2 V.
SYSREFREQ_P	2		
SYSREFOUT0_N	12	O	Differential SYSREF CML output pairs for JESD204B support. Supports AC and DC coupling with programmable common-mode voltage of 0.6 to 2 volts.
SYSREFOUT0_P	11		
SYSREFOUT1_N	22		
SYSREFOUT1_P	21		
SYSREFOUT2_N	29		
SYSREFOUT2_P	30		
SYSREFOUT3_N	39		
SYSREFOUT3_P	40		
VCC_CLKIN	4	PWR	Connect to a 2.5-V supply. Recommend a shunt high frequency capacitor (typically 0.1 μF or smaller) close to the pin in parallel with larger capacitors (typically 1 μF and 10 μF) farther away.
VCC_LOGICLK	25		
VCC01	16		
VCC23	35		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Power supply voltage	- 0.3	2.75	V
V _{IN}	DC Input Voltage (SCK, SDI, CSB)	GND	3.6	V
V _{IN}	DC Input Voltage (SYSREFREQ)	GND	V _{DD} + 0.3	V
V _{IN}	AC Input Voltage (CLKIN)		V _{DD}	V _{pp}
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	- 65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Recommended Operating Conditions*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	2.4	2.5	2.6	V
T _A	Ambient temperature	- 40		85	°C
T _J	Junction temperature			125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		RHA (VQFN)	UNIT
		40 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	24.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	13.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	6.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	6.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	0.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Current Consumption							
I _{CC}	Supply Current ⁽¹⁾	Powered up, all outputs and SYSREF on		1050		mA	
		Powered up, all outputs on, all SYSREF off		600			
		Powered up, all outputs and SYSREF off		265			
		Powered down ⁽²⁾		11			
SYSREF							
f _{SYSREF}	SYSREF output frequency	Generator mode		200		MHz	
		Repeater mode		100		MHz	
Δ t	SYSREF delay step size	f _{CLKIN} = 12.8 GHz		3		ps	
t _{RISE}	Rise time (20% to 80%)	SYSREFOUT		45		ps	
		LOGISYSREFOUT	CML	120		ps	
			LVDS	120		ps	
			LVPECL	230		ps	
t _{FALL}	Fall time (20% to 80%)	SYSREFOUT		45		ps	
		LOGISYSREFOUT	CML	120		ps	
			LVDS	120		ps	
			LVPECL	170		ps	
V _{OD}	Differential output voltage	SYSREFOUT		0.85		V _{pp}	
		LOGISYSREFOUT	CML	0.4		V _p	
			LVDS	0.4		V _p	
			LVPECL	0.8		V _p	
V _{SYSREFCM}	Common mode voltage	SYSREFOUT	CML SYSREFOUTx_PW R=4 100 Ω Differential Load	0.8		V	
SYSREFREQ Pins							
V _{SYSREFIN}	Voltage input range	AC differential voltage		0.8	2	V _{pp}	
V _{CM}	Input common mode	Differential 100 Ω Termination, DC coupled Set externally		1.2	1.3	2	V
Clock Input							
f _{IN}	Input frequency			0.3	12.8	GHz	
P _{IN}	Input power	Single-ended power at CLKIN_P or CLKIN_N		0	10	dBm	
Clock Outputs							
f _{OUT}	Output frequency	Divide-by-2		0.15	6.4	GHz	
f _{OUT}	Output frequency	Buffer Mode		0.3	12.8		
f _{OUT}	Output frequency	x1 (filter mode) , x2, x3, x4		3.2	6.4		
f _{OUT}	Output frequency	LOGICLK output		1	800	MHz	
t _{CAL}	Calibration-time	Multiplier calibration time	f _{IN} = 3.2 GHz; x2 f _{SMCLK} = 28 MHz	750		μ s	
P _{OUT}	Output power	Single-Ended	f _{CLKLOUT} = 6 GHz OUTx_PWR = 7	4		dBm	
t _{RISE}	Rise time (20% to 80%)	f _{CLKOUT} = 300 MHz		45		ps	
t _{FALL}	Fall time (20% to 80%)	f _{CLKOUT} = 300 MHz		45		ps	
Propagation Delay and Skew							
t _{SKEW}	Magnitude of skew between outputs	CLKOUTx to CLKOUTy, not LOGICLK		1	15	ps	

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Noise, Jitter, and Spurs							
J _{CKx}	Additive jitter	Additive Jitter. 12k to 100 MHz integration bandwidth.	Buffer Mode	5		fs, rms	
			Filter Mode	12			
			x2 Multiplier	16			
			x3 Multiplier	21			
			x4 Multiplier	26			
Flicker	1/f flicker noise	Slew Rate > 8 V/ns, f _{CLK} =6 GHz	Buffer Mode	-154		dBc/Hz	
NF	Noise Floor	f _{OUT} = 6 GHz; f _{Offset} ≥ 100 MHz	Buffer Mode	-161		dBc/Hz	
NF			Divide-by-2	-160.5			
NF			Multiplier (x1, x2,x3,x4)	- 161.5			
NFL	Noise Floor	LOGICLK output, 300 MHz	CML	-150.5		dBc/Hz	
NFL			LVDS	-151.5			
NFL			LVPECL	-153.5			
H2	Second harmonic	f _{OUT} = 6 GHz (differential), Buffer Mode		-25		dBc	
		f _{OUT} = 6 GHz (single-ended), Buffer Mode		-13			
		f _{OUT} = 6 GHz, single-ended, Divide by 2		-16			
H1/2	Input clock leakage spur	f _{OUT} = 6 GHz (single-ended)	x2 (f _{SPUR} = 3 GHz)	-40		dBc	
H1/3			x3 (f _{SPUR} = 2 GHz)	- 50			
H1/4			x4 (f _{SPUR} = 1.5 GHz)	-54		dBc	
I _{SPUR}	LOGICLK to CLKOUT	f _{SPUR} = 300 MHz (differential)		- 70		dBc	
Digital Interface (SCK, SDI, CS#, MUXOUT)							
V _{IH}	High-level input voltage	SCK, SDI, CS#		1.4		3.3	V
V _{IL}	Low-level input voltage			0		0.4	
V _{OH}	High-level output voltage	I _{OH} = 5 mA		1.4		V _{CC}	
		I _{OH} = 0.1 mA		2.2		V _{CC}	
V _{OL}	Low-level output voltage	I _{OL} = 5 mA				0.45	
I _{IH}	High-level input current			-42		42	uA
I _{IL}	Low-level input current			- 25		25	

- (1) Unless Otherwise Stated, f_{CLKIN}=6 GHz, CLK_MUX=Buffer, All clocks on with OUTx_PWR=7, SYSREFREQ_MODE=1
(2) For powered down mode, if the LOGISYSREFOUT field is set to LVPECL mode AND the LVPECL resistors are placed, this powerdown current increases to about 40 mA.

6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
Timing Requirements					
f_{SPI}	SPI Read/Write Speed			2	MHz
t_{CE}	Clock to enable low time			20	ns
t_{CS}	Clock to data wait time			20	ns
t_{CH}	Clock to data hold time			20	ns
t_{CWH}	Clock pulse width high			100	ns
t_{CWL}	Clock pulse width low			100	ns
t_{CES}	Enable to clock setup time			20	ns
t_{EWH}	Enable pulse width high			50	ns
t_{CD}	Falling clock edge to data wait time			100	ns

6.7 Timing Requirements




图 6-1. Serial Data Input Timing Diagram

There are several other considerations for writing on the SPI:


- The R/W bit must be set to 0.
- The data on SDI pin is clocked into a shift register on each rising edge on the SCK pin.
- The CS# must be held low for data to be clocked. Device will ignore clock pulses if CS# is held high.
- Recommended SPI settings for this device are CPOL=0 and CPHA=0.
- When SCK and SDI lines are shared between devices, TI recommends to hold the CS# line high on the device that is not to be clocked.

There are several other considerations for SPI readback:

- The R/W bit must be set to 1.
- The MUXOUT pin will always be low for the address portion of the transaction.
- The data on MUXOUT is clocked out at the falling edge of SCK. In other words, the readback data will be available at the MUXOUT pin t_{CD} after the clock falling edge.
- The data portion of the transition on the SDI line is always ignored.
- The MUXOUT pin does not automatically tri-state after a readback transaction completes. When sharing the SPI bus readback pin with other devices, set MUXOUT_EN=0 after all readback transactions from device are complete to manually tri-state the MUXOUT pin, permitting other devices to control the readback line.


6.8 Typical Characteristics

If not otherwise, the following conditions can be assumed: Temperature = 25°C, V_{cc} = 2.5 V, OUT_x_PWR=5, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.




Noise Floor = -161 dBc/Hz, 1/f Noise = -154 dBc/Hz @ 10 kHz, Integrates to 28 fs jitter from 100 Hz to 6 GHz offset

图 6-2. Buffer Phase Noise Plot at 6 GHz Output




Stated input power is applied at each pin.

图 6-3. Noise Floor in Buffer Mode



Noise Floor = -160.5 dBc/Hz, 1/f Noise = -154 dBc/Hz @ 10 kHz, Integrates to 30 fs jitter from 100 Hz to 6 GHz offset

图 6-4. Divide by 2 Phase Noise Plot at 6 GHz Output



Stated input power is applied at each pin.

图 6-5. Noise Floor with Divide by 2

6.8 Typical Characteristics (continued)

If not otherwise, the following conditions can be assumed: Temperature = 25°C, $V_{CC} = 2.5$ V, $OUT_x_PWR=5$, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.





图 6-6. Multiplier Phase Noise Plot at 6 GHz Output



备注
Input power in graph is differential.

图 6-7. Noise Floor in Multiply x2 Mode




图 6-8. Noise Floor in Buffer Mode




图 6-9. Noise Floor in x2 Multiplier Mode




图 6-10. Noise Floor in Divide by 2 Mode





图 6-11. Noise Floor in Divider Mode


6.8 Typical Characteristics (continued)

If not otherwise, the following conditions can be assumed: Temperature = 25°C, V_{CC} = 2.5 V, OUT_x_PWR=5, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.




Applies to all modes except divider mode with odd divide (which will have slightly lower power).

图 6-12. Single-Ended Output Power




CLKOUT_x_PWR = 7

图 6-13. Single-Ended Output Power



备注
CLKOUT_x_PWR=7

图 6-14. CLKOUT Waveform at 1 GHz



备注
CLKOUT_x_PWR=7

图 6-15. CLKOUT Waveform at 3 GHz




图 6-16. Second Harmonic in Buffer Mode




图 6-17. Second Harmonic in Divide Mode (Single-Ended)

6.8 Typical Characteristics (continued)

If not otherwise, the following conditions can be assumed: Temperature = 25°C, V_{CC} = 2.5 V, OUT_x PWR=5, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.




图 6-18. Second Harmonic in Divide by 2 Mode (Single-Ended)





图 6-19. Second Harmonic in Multiply X2 Mode (Differential)



备注
Output is differential.

图 6-20. Multiplier Sub-Harmonics (Harmonic Frequency = Output Frequency / M)




图 6-21. Multiplier 1/2 Sub-Harmonic in X2 Mode




图 6-22. Multiplier Intermodulation Spur (MULT=2)





图 6-23. Multiplier Intermodulation (M+1)/M Spur


6.8 Typical Characteristics (continued)

If not otherwise, the following conditions can be assumed: Temperature = 25°C, V_{CC} = 2.5 V, OUT_x_PWR=5, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.



Measured in power-down mode to make Junction Temperature = Ambient temperature.

图 6-24. Temperature Sensor Readback



Over 30 devices and 3 corner lots, propagation delay was found to vary 1.1 ps over process and 7 ps overall when the temperature was held at a constant 25°C.

图 6-25. Propagation Delay





图 6-26. Output to Output Skew



Main source of skew variation is frequency and measurement error. Other observed sources of variation include about 3 ps over process corners and 1.5 ps over temperature.

图 6-27. Output to Output Skew Variation for CLKOUT0 to CLKOUT3




图 6-28. SYSREF Delay vs. Temperature and Code (F_{out} = 10 GHz)




图 6-29. SYSREF Delta Delay vs. Temperature and Code (F_{out}=10 GHz)

6.8 Typical Characteristics (continued)

If not otherwise, the following conditions can be assumed: Temperature = 25°C, V_{cc} = 2.5 V, OUT_x_PWR=5, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.




图 6-30. CLKIN S11 Magnitude




图 6-31. CLKIN S11 Phase

7 Detailed Description

7.1 Overview

The LMX1204 has four main clock outputs and another LOGICLK output. The main clock outputs are all the same frequency. This frequency can be the same, divided, or multiplied relative to the input clock. Each of these clock outputs has programmable power level. The LOGICLK output frequency is independent and typically lower frequency than the other four main clocks and has programmable output format (CML, LVDS, LVPECL) and power level.

The SYSREF can be generated by either repeating the input from the SYSREFREQ pins, or internally generated. There is an internal SYSREF windowing feature that allows the internal timing of the device to be adjusted to optimize setup/hold times of the SYSREFREQ input with respect to the CLKIN input. This feature assumes that the delay between the SYSREF edge and the next rising clock edge is consistent. Each of the five outputs has a corresponding SYSREF output that has individual delays and programmable common mode. For the LOGISYSREF output, the output format is programmable as CML, LVDS, or LVPECL.

7.1.1 Range of Dividers and Multiplier

There are dividers that allow the main and LOGICLK outputs to be a divided value of the input clock. The main clock outputs also have a multiplier. In addition to this, dividers are used for SYSREF generation in generator mode as well as generation of the delay block.

表 7-1. Range of Dividers and Multiplier

CATEGORY		RANGE	COMMENTS
Main Clocks	Buffer		
	Divider	2, 3, 4, ... 8	Odd divides (except 1) do not have 50% duty cycle
	Multiplier	1, 2, 3, 4	x1 Multiplier and Filter mode are the same thing.
LOGICLK	Divide	PreDivide	1, 2, 4
		Divide	1, 2, 3, ... 1023
SYSREF	Divide for frequency generation	PreDivide	1, 2, 4
		Divide	2, 3, 4, ... 4095
	Divide for delay generation	Divide	2, 4, 8, 16

7.2 Functional Block Diagram




图 7-1. Functional Block Diagram

7.3 Feature Description

7.3.1 Power On Reset

When the device is powered up, the power on reset (POR) resets all registers to a default state as well as resets all state machines and dividers. For the power on reset state, all SYSREF outputs are disabled and all the dividers are bypassed; the device performs as a 4-output buffer. One should wait 100 µs after the power supply rails before programming other registers to ensure that this RESET is finished. If the power on reset happens when there is no device clock present, it will function properly, however, the current will change once an input clock is presented.

It is also possible and generally good practice to do a software power on reset by writing RESET=1 in the SPI bus. The RESET bit will self-clear once any other register is written to. The SPI bus can be used to override these states to the desired settings.

Although the device does have an automatic power on reset, it can be impacted by different ramp rates on the different supply pins, especially in the presence of a strong input clock signal.. It is therefore recommended to do a software reset after POR. This can be done by programming RESET=1. The reset bit can be cleared by programming any other register or setting RESET back to zero. Even at maximum allowed SPI bus speed, the software reset event always completes before the subsequent SPI write.

7.3.2 Temperature Sensor

The junction temperature can be read back for purposes such as characterization or to make adjustments based on temperature. Such adjustments might include adjusting CLKOUTx_PWR to make the output power more stable or using external or digital delays to compensate for changes in propagation delay over temperature.

The junction temperature is typically higher than the ambient temperature due to power dissipation from the outputs and other functions on the device. [方程式 1](#) shows the relationship between the code read back and the junction temperature.

$$\text{Temperature} = 0.65 \times \text{Code} - 351 \quad (1)$$

[方程式 1](#) is based on a best-fit line created from three devices from slow, nominal, and fast corner lots (9 parts total). The worst-case variation of the actual temperature from the temperature predicted by the best-fit line was 13°C, which works out to 20 codes.

7.3.3 Clock Outputs

This device has four main output clocks which share a common frequency. This does not include the additional lower frequency LOGICLK output.

7.3.3.1 Clock Output Buffers

The output buffers have a format that is open collector with an integrated pullup resistor, similar to CML.




图 7-2. CLKOUT Output Buffer

The output buffers can be enabled with CLKOUTx_EN bits. In addition to this, their output power can be individually set with the CLKOUTx_PWR field. However, these fields only control the output buffer, not the internal channel path that drives this buffer, the SYSREF generator, or the SYSREF output. To power down the entire path, disable the CHx_EN bit.

表 7-2. Clock Output Power

CHx_EN	INTERNAL CHANNEL PATH	CLKOUTx_EN	CLKOUTx_PWR	OUTPUT BUFFER
0	Powered Down	Don't Care	Don't Care	Powered Down
1	Powered Up	0	Don't Care	Powered Down
		1	0	Minimum
			1	
			...	
			7	Maximum

7.3.3.2 Clock MUX

The four main clocks must be the same frequency, but this frequency can be bypassed, multiplied, or divided. This is determined by the CLK_MUX word.

表 7-3. Clock MUX

CLK_MUX	OPTION	VALUES SUPPORTED
0	Buffer Mode	+1 (bypass)
1	Divider Mode	+2, 3, 4, 5, 6, 7, and 8
2	Multiplier Mode	x1 (filter mode), x2, x3, x4

7.3.3.3 Clock Divider

Setting the CLK_MUX to Divided allows a divide value of 2, 3, 4, 5, 6, 7, and 8. This is set by the CLK_DIV word. When using the clock divider, any change to the input frequency requires the CLK_DIV_RST bit to be toggled from 1 to 0.

表 7-4. Clock Divider

CLK_DIV	DIVIDE	DUTY CYCLE
0	Reserved	n/a
1	2	50%
2	3	33%

表 7-4. Clock Divider (continued)

CLK_DIV	DIVIDE	DUTY CYCLE
3	4	50%
4	5	40%
5	6	50%
6	7	43%
7	8	50%

7.3.3.4 Clock Multiplier and Filter Modes

General Information about the Clock Multiplier

The clock multiplier can be used to multiply up the input clock frequency by a factor of x1, x2, x3, or x4. The multiply value is set by the CLK_MULT field. As the multiplier is PLL-based and includes an integrated VCO, it has a state machine clock, requires calibration, has a lock detect feature, and can be used as a tunable filter. Note that if the multiplier is not being used, there is no need for the state machine clock or the lock detect feature.

State Machine Clock for the Clock Multiplier

The state machine clock frequency, f_{SMCLK} , is derived by dividing down the input clock frequency by a programmed divider value. The state machine clock is also necessary for the multiplier calibration and lock detect. If there are concerns about the state machine clock creating spurs, then it can be shut off provided that the multiplier calibration is not running and the lock detect feature is not being used.

Calibration for the Clock Multiplier

For optimal phase noise, the VCO in the multiplier divides up the frequency range into many different bands and cores and has optimized amplitude settings for each one of these. For this reason, upon initial use, or whenever the frequency is changed, a calibration routine needs to be run in order to determine the correct core, frequency band, and amplitude setting. Calibration is performed by programming the R0 register with a valid input signal. Increasing the speed of the state machine clock speeds up the multiplier calibration time. To ensure reliable multiplier calibration, the state machine clock frequency needs to be at least twice the SPI write speed, but no more than 30 MHz. Whenever the CLK_MUX mode is changed or the multiplier is calibrated for the first time, the calibration time will be substantially longer, on the order of 5 ms.

Using the x1 Clock Multiplier as a Filter

As the multiplier is PLL based, it acts as a programmable filter that attenuates noise, spurs, harmonics, and sub-harmonics that are outside the PLL loop bandwidth (about 10 MHz). In some situations, one may want to filter the clock without multiplying this up. Filter mode (x1 multiplier) allows one to use the clock multiplier as a tunable filter with 10 MHz bandwidth that has lower additive noise than the higher multiply values. In this filter mode, spurs of lower offsets tend to get amplified by the multiplier, so it is typically most effective for spurs that are 100 MHz or farther offset from the carrier where the multiplier PLL loop filter is able to roll these spurs off. Note that filter mode is different than buffer mode in that it filters the input frequency, but adds more close in phase noise.

Lock Detect for the Clock Multiplier

The lock detect status of the multiplier can be read back through the rb_LD field or from the MUXOUT pin. The state machine clock must be running for the lock detect to work properly. Lock detect is not supported in x1 (filter) mode.

7.3.3.4.1 State Machine Clock

If not using the clock multiplier, the state machine clock should be disabled by setting SMCLK_EN=0 to minimize crosstalk and spurs. However, when using the clock multiplier, the state machine clock is required to run the

calibration engine when the frequency is changed and also used to have the lock detect continuously monitor if the PLL-based clock multiplier is in lock. The state machine clock must be less than 30 MHz. Consult the register map document for more details.

7.3.4 LOGICLK Output

The LOGICLK output can be used to drive devices using lower frequency clocks, such as FPGAs. It has programmable output format and a corresponding SYSREF output.

7.3.4.1 LOGICLK Output Format

The LOGICLK output format can be programmed to LVDS, LVPECL, and CML modes. Depending on the format, the common mode may be programmable or external components may be required (see 表 7-5).

表 7-5. LOGICLK Formats and Properties

LOGICLKOUT_FMT	FORMAT	EXTERNAL COMPONENTS REQUIRED	OUTPUT LEVEL	COMMON MODE
0	LVDS	None	Fixed	Programmable through LOGICLKOUT_VCM
1	LVPECL	Emitter Resistors	Fixed	Not programmable
2	CML	Pullup Resistors 50 Ω to V_{CC}	Programmable through LOGICLKOUT_PWR	Not programmable
3	Invalid			

7.3.4.2 LOGICLK_DIV_PRE and LOGICLK_DIV Dividers

The LOGICLK_DIV_PRE divider and LOGICLK_DIV dividers are used for the LOGICLK output. The LOGICLK_DIV_PRE divider is necessary to divide the frequency down to ensure that the input to the LOGICLK_DIV divider is 3.2 GHz or less. When LOGICLK_DIV is not even and not bypassed, the duty cycle will not be 50%. Both the LOGICLK dividers are synchronized by the SYNC feature, which allows synchronization across multiple devices.

表 7-6. Minimum N-Divider Restrictions

f_{CLKIN} (MHz)	LOGICLK_DIV_PRE	LOGICLK_DIV	TOTAL DIVIDE RANGE
$f_{CLKIN} \leq 3.2$ GHz	+1,2,4	+1,2,3,...1023	[1, 2, ...1023] [2, 4, ... 2046] [4, 8, 4092]
3.2 GHz < $f_{CLKIN} \leq 6.4$ GHz	+2,4	+1, 2, 3, ...,1023	[4, ... 2046] [4, 8, 4092]
$f_{CLKIN} > 6.4$ GHz	+4	1, 2, 3, ...,1023	[8, 4092]

7.3.5 SYSREF

SYSREF allows a low frequency JESD204B/C compliant signal to be produced that is reclocked to a main or LOGICLK output. The delays between the CLKOUT and SYSREF outputs are adjustable with software. The SYSREF output can be configured as a generator using the internal SYSREF divider, or as a repeater duplicating the signal on the SYSREFREQ pins. The SYSREF generator for both the main clocks and the LOGICLK output are the same.

7.3.5.1 SYSREF Output Buffers

7.3.5.1.1 SYSREF Output Buffers for Main Clocks (SYSREFOUT)

The SYSREF outputs within the clock output channels have the same output buffer structure as the clock output buffer, with the addition of circuitry to adjust the common-mode voltage. The SYSREF outputs are CML outputs with a common-mode voltage that can be adjusted with the SYSREFOUTx_VCM field, and the output level that can be programmed with the SYSREFOUTx_PWR field. This is to allow DC coupling. Note that the CLKOUT outputs do not have adjustable common-mode voltage and must be AC coupled; this is for optimal noise performance.




图 7-3. SYSREF Output Buffer

The common-mode voltage and output power are interrelated and can be simulated assuming a 100- Ω differential load and no DC path to ground. The common mode voltage and output are interrelated as shown in [表 7-7](#). Realize that for reasons of long-term reliability it is required that $V_{CM} - V_{OD}/2 \geq 0.5$ V.

表 7-7. Single-Ended Voltage (V_{OD}) and Common Mode Voltage (V_{CM})

SYSREFOUT_PWR	Check: V _{CM} - V _{OL} /2 ≥ 0.5 V. ?	SYSREFOUT_VCM	V _{OD}	V _{CM}	
0	Valid State	0	0.22	1.22	
		1	0.22	1.34	
		2	0.22	1.48	
		3	0.22	1.63	
		4	0.22	1.77	
		5	0.23	1.91	
		6	0.23	2.06	
		7	0.23	2.20	
1		0	0.27	0.94	
		1	0.27	1.08	
		2	0.27	1.25	
		3	0.27	1.44	
		4	0.28	1.61	
		5	0.28	1.78	
		6	0.28	1.96	
		7	0.29	2.13	
2		0	0.32	0.70	
		1	0.32	0.83	
		2	0.32	1.03	
		3	0.33	1.25	
		4	0.33	1.45	
		5	0.33	1.64	
		6	0.34	1.86	
		7	0.34	2.06	
3		Invalid State	0	0.36	0.55
		Valid State	1	0.37	0.66
			2	0.37	0.82
			3	0.38	1.07
	4		0.38	1.30	
	5		0.38	1.52	
	6		0.39	1.77	
	7		0.39	2.00	
4	Invalid State	0	0.40	0.44	
	Valid State	1	0.41	0.53	
		2	0.42	0.68	
		3	0.42	0.89	
		4	0.43	1.15	
		5	0.44	1.39	
		6	0.44	1.67	
		7	0.45	1.93	

表 7-7. Single-Ended Voltage (V_{OD}) and Common Mode Voltage (V_{CM}) (continued)

SYSREFOUT_PWR	Check: $V_{CM} - V_{OL}/2 \geq 0.5 \text{ V. ?}$	SYSREFOUT_VCM	V_{OD}	V_{CM}
5	Invalid State	0	0.41	0.40
		1	0.44	0.45
		2	0.46	0.57
	Valid State	3	0.47	0.76
		4	0.48	1.00
		5	0.49	1.27
		6	0.49	1.58
		7	0.50	1.87
6	Invalid State	0	0.42	0.38
		1	0.45	0.42
		2	0.50	0.49
		3	0.52	0.66
	Valid State	4	0.53	0.86
		5	0.54	1.15
		6	0.54	1.49
		7	0.55	1.81
7	Invalid State	0	0.42	0.36
		1	0.46	0.40
		2	0.51	0.45
		3	0.56	0.58
	Valid State	4	0.57	0.77
		5	0.58	1.03
		6	0.60	1.40
		7	0.61	1.75

7.3.5.1.2 SYSREF Output Buffer for LOGICLK

The LOGISYSREFOUT output supports the three formats of LVDS, LVPECL, and CML. The LOGISYSREFOUT_EN enables the output buffer and LOGISYSREF_FMT sets the format. LVDS mode allows programmable common mode, LVPECL and CML require external components, and CML allows programmable output power (see 表 7-8).

表 7-8. LOGISYSREFOUT Output Buffer Configuration

LOGISYSREFOUT_EN	LOGISYSREF_FMT	LOGISYSREF FORMAT	EXTERNAL TERMINATION REQUIRED	OUTPUT POWER	OUTPUT COMMON MODE
0	Powered Down				
1	0	LVDS	None	Fixed	Programmable with LOGISYSREF_VCM
	1	LVPECL	Emitter Resistors	Fixed	Fixed
	2	CML	Pullup resistors 50 Ω to V_{CC}	Controlled by LOGISYSREF_PWR	LOGISYSREF_VCM has no impact, but this changes with LOGISYSREF_PWR.
	3	Reserved			

7.3.5.2 SYSREF Frequency and Delay Generation

The SYSREF circuitry can produce an output signal that is synchronized to f_{CLKIN} . This output can be a single pulse, series of pulses, or a continuous stream of pulses. In generator mode, the SYSREF_DIV_PRE and

SYSREF_DIV values are used to divide the CLKIN frequency to a lower frequency that is reclocked to the output. In repeater mode, this signal is instead input at the SYSREFREQ pins. For each of the outputs, there is an independent delay control.

表 7-9. SYSREF Modes

SYSREF_MODE	DESCRIPTION
0	Generator Mode (Continuous) Internal generator creates a continuous stream of SYSREF pulses. The SYSREFREQ pins or the SYSREFREQ_SPI field can be used to gate the SYSREF divider from the channels for improved noise isolation without disrupting the synchronization of the SYSREF dividers. The SYSREFREQ pins or the SYSREFREQ_SPI field must be high for a SYSREF output to come out.
1	Generator Mode (Pulser) Internal generator generates a burst of 1 - 16 pulses that is set by SYSREF_PULSE_COUNT that occurs after a rising edge on the SYSREFREQ pins
2	Repeater Mode SYSREFREQ pins are reclocked to clock outputs and then delayed in accordance to the SYSREF_DELAY_BYPASS field before being sent to the SYSREFOUT outputs.




图 7-4. SYSREF Generator Diagram

For the frequency of the SYSREF output in generator mode, the SYSREF_DIV_PRE divider is necessary to ensure that the input of the SYSREF_DIV divider is not more than 3.2 GHz.

表 7-10. SYSREF_DIV_PRE Setup

f_{CLKIN}	SYSREF_DIV_PRE	TOTAL SYSREF DIVIDE RANGE
3.2 GHz or Less	+1, 2, or 4	+2,3,4,...16380
$3.2 \text{ GHz} < f_{CLKIN} \leq 6.4 \text{ GHz}$	+2 or 4	+4,6,8, ... 16380
$f_{CLKIN} > 6.4 \text{ GHz}$	+4	+8,12,16, ... 16380

For the delay, the input clock frequency is divided by SYSREF_DELAY_DIV to generate $f_{\text{INTERPOLATOR}}$. This has a restricted range as shown in 表 7-11. Note also that when SYSREF_DELAY_BYPASS=0 or 2 (delaygen engaged for generator mode), and SYSREF_MODE = 0 or 1 (a generator mode) the SYSREF output frequency must be a multiple of the phase interpolator frequency.

$$f_{\text{INTERPOLATOR}} \% f_{\text{SYSREF}} = 0.$$

表 7-11. SYSREF Delay Setup

f_{CLKIN}	SYSREF_DELAY_DIV	SYSREFx_DELAY_SCALE	$f_{\text{INTERPOLATOR}}$
$6.4 \text{ GHz} < f_{\text{CLKIN}} \leq 12.8 \text{ GHz}$	16	0	0.4 to 0.8 GHz
$3.2 \text{ GHz} < f_{\text{CLKIN}} \leq 6.4 \text{ GHz}$	8	0	0.4 to 0.8 GHz
$1.6 \text{ GHz} < f_{\text{CLKIN}} \leq 3.2 \text{ GHz}$	4	0	0.4 to 0.8 GHz
$0.8 \text{ GHz} < f_{\text{CLKIN}} \leq 1.6 \text{ GHz}$	2	0	0.4 to 0.8 GHz
$0.4 \text{ GHz} < f_{\text{CLKIN}} \leq 0.8 \text{ GHz}$	2	1	0.2 to 0.4 GHz

表 7-11. SYSREF Delay Setup (continued)

f_{CLKIN}	SYSREF_DELAY_DIV	SYSREFx_DELAY_SCALE	$f_{INTERPOLATOR}$
$0.3 \text{ GHz} < f_{CLKIN} \leq 0.4 \text{ GHz}$	2	2	0.15 to 0.2 GHz

The maximum delay is equal to the phase interpolator period and there are $4 \times 127 = 508$ different delay steps. Use [方程式 2](#) to calculate the size of each step.

$$\text{DelayStepSize} = 1 / (f_{INTERPOLATOR} \times 508) = \text{SYSREF_DELAY_DIV} / (f_{CLKIN} \times 508) \quad (2)$$

Use [方程式 3](#) to calculate the total delay.

$$\text{TotalDelay} = \text{DelayStepSize} \times \text{StepNumber} \quad (3)$$

[表 7-12](#) shows the number of steps for each delay.

表 7-12. Calculation of StepNumber

SYSREFx_DELAY_PHASE	STEPNUMBER
3	127 - SYSREFx_DELAY_I
2	254 - SYSREFx_DELAY_Q
0	381 - SYSREFx_DELAY_I
1	508 - SYSREFx_DELAY_Q

The SYSREF_DELAY_BYPASS field selects between the delay generator output and the repeater mode bypass signal. When SYSREF_MODE is set to continuous or pulser mode, TI recommends to set SYSREF_DELAY_BYPASS to generator mode. If SYSREF_MODE is set to repeater mode, TI recommends to set SYSREF_DELAY_BYPASS to bypass mode.

7.3.5.3 SYSREFREQ pins and SYSREFREQ_SPI Field

The SYSREFREQ pins are multipurpose and can be used for SYNC, SYSREF requests, and SYSREF Windowing. These pins can be DC or AC coupled and have dual 50-Ω, single-ended termination with programmable common-mode support.

In addition to these pins, the SYSREFREQ_SPI field can be set to 1 to emulate the same effect as forcing these pins high, simplifying hardware in some cases.

7.3.5.3.1 SYSREFREQ Pins Common-Mode Voltage

The SYSREFREQ_P and SYSREFREQ_N pins can be driven either AC or DC coupled. When driven AC coupled, the common-mode voltage can be adjusted with the SRREQ_VCM bit.

表 7-13. SYSREFREQ Pin Common-Mode Voltage

SRREQ_VCM	COMMON-MODE VOLTAGE
0	1.3 V AC-coupled
1	1.1 V AC-coupled
2	1.5 V AC-coupled
3	No Bias (DC Coupled)

7.3.5.3.2 SYSREFREQ Pin Windowing Feature

The SYSREF windowing can be used to internally calibrate the timing between the SYSREFREQ and CLKIN pins in order to optimize setup and hold timing and trim out any mismatches between SYSREFREQ and CLKIN paths. This feature requires that the timing from the SYSREFREQ rising edge to the CLKIN rising edge is consistent. The timing from the SYSREFREQ rising edge to the CLKIN rising edges can be tracked with the rb_CLKPOS field. Once the timing to the rising edge of the CLKIN pin is found, then the SYSREFREQ rising edge can be internally adjusted with the SYSREFREQ_DELAY_STEP and SYSREF_DELAY_STEPSIZE fields to optimize setup/hold times.




图 7-5. SYSREFREQ Internal Timing Adjustment

General Procedure

- While programming the windowing feature for the first time, SYSREFREQ needs to be low.
- Set CLKPOS_CAPTURE_EN=1
- Set SYSREFREQ_DELAY_STEPSIZE according to 表 7-14. If the input frequency is at the boundary of two possible settings, it is recommended to choose the lowest one for optimal temperature stability.
- Program SYSREFREQ_CLR=1 and then SYSREFREQ_CLR=0
- Send a rising edge to the SYSREFREQ pin(s)
- Read back position with rb_CLKPOS field to determine timing from the SYSREFREQ rising edge to the next CLKIN rising edge. The number of 0's between the LSB '1' bit and the first series of '11' can be multiplied by the delay determined by SYSREFREQ_DELAY_STEPSIZE to determine the approximate timing to the first rising clock edge.
- Program SYSREFREQ_DELAY_STEP field in delay steps to maximize margin between left and right rising edges of CLKIN

表 7-14. SYSREFREQ_DELAY_STEPSIZE

INPUT FREQUENCY	RECOMMENDED SYSREFREQ_DELAY_STEPSIZE	DELAY (ps)
$1.4\text{GHz} < f_{\text{CLKIN}} \leq 2.7\text{ GHz}$	0	28
$2.4\text{ GHz} < f_{\text{CLKIN}} \leq 4.7\text{ GHz}$	1	15
$3.1\text{ GHz} < f_{\text{CLKIN}} \leq 5.7\text{ GHz}$	2	11
$f_{\text{CLKIN}} \geq 4.5\text{ GHz}$	3	8

For glitch-free output

- Keep the same state for the SYSREFREQ pin when switching from request mode to windowing mode and back to request mode. For example, if the SYSREFREQ pin is high (or low) when windowing mode starts, make sure the pin state is high (or low) again after windowing mode ends before programming CLKPOS_CAPTURE_EN.
- The SYSREFREQ pin must be set low when switching from or to SYNC mode.

Other pointers with SYSREF windowing

- The SYSREFREQ pins need to be held high for a minimum time of $3/f_{\text{CLKIN}} + 1.6\text{ ns}$ and only after this time rb_CLKPOS field is valid.
- If the user infers multiple valid SYSREFREQ_DELAY_STEP values from rb_CLKPOS registers to avoid setup-hold violations, choosing the lowest valid SYSREFREQ_DELAY_STEP is recommended to minimize variation over temperature.

If using SYNC feature

- Only one SYSREFREQ pin rising edge is permitted per 75 input clock cycles
- SYSREFREQ has to stay high for >6 clock cycles

7.3.5.4 SYNC Feature

The SYNC feature allows the user to synchronize the CLK_DIV, LOGICLK_DIV, LOGICLK_DIV_PRE, SYSREF_DIV, SYSREF_DIV_PRE, and SYSREF_DELAY_DIV dividers so that the phase offset can be made consistent between power cycles. This allows multiple devices to be synchronized. This synchronization dividers can only be done through the SYSREFREQ pin, not the software.

7.4 Device Functional Modes

表 7-15 shows the different modes for the device. The CLK_MUX field allows the user to configure the device as a buffer, divider, or multiplier. The SYSREF can also be enabled as well for applications that need this feature.

表 7-15. Device Configurations

CLK_MUX	CLK_MULT	SYSREF_EN	FUNCTIONAL MODE
1	x	0	Buffer
		1	Buffer w/SYSREF
2	x	0	Divider
		1	Divider w/SYSREF
3	1	0	Filter
		1	Filter w/SYSREF
	2,3,4	0	Multiplier
		1	Multiplier w/SYSREF

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Applications Information

8.1.1 Current Consumption

The current consumption varies as a function of the setup condition. By adding up all the block currents shown in 表 8-1, a reasonable estimate of the current for any setup condition can be obtained.

表 8-1. Current Consumption per Block

BLOCK		CONDITION (s)		CURRENT (mA)
Device Core		CLK_MUX = Buffer Mode		294
		CLK_MUX = Divide Mode		260
		CLK_MUX = Multiply Mode	SMCLK_EN=0	540
			SMCLK_EN=1	560
SYSREF SYNC Windowing	Core	SYSREF_EN=1		80
	Delay Generator	Generator Mode (SYSREF_MODE=0,1)		53
		Repeater Mode (SYSREF_MODE=2)		40
	Windowing Circuitry	Windowing Circuitry (CLKPOS_CAPTURE_EN=1)	SYSREF_MODE=0,1	113
			SYSREF_MODE=2	0
SYSREF Pulser	SYSREF_MODE=1		7	
CLKOUT (Per active clock channel)	Core	SYSREF_EN=0		25
		SYSREF_EN = 1	Delay Not Used	30
			Delay Used	40
	Output Buffer	CHx_EN = CLKOUTx_EN=1		4+6*CLKOUTx_PWR
SYSREFOUT	Core	SYSREFOUT_EN = CHx_EN = 1		74 + SYSREFOUTx_PWR*5
	Output Buffer	SYSREFOUT_EN = CHx_EN = 1 (SYSREFOUTx_PWR and SYSREFOUTx_VCM can interact which would make the output buffer current lower than the formula predicts in some cases)		2*SYSREFOUTx_PWR + 2*SYSREFOUTx_VCM
LOGICLKOUT	Core	LOGIC_EN=1 LOGICLKOUT_EN=1	SYSREF_EN=0	49
			SYSREF_EN=1	59
	Output Buffer		CML(R _p =50Ω)	16+1*LOGICLKOUT_PWR
			LVDS	12
			LVPECL	30
LOGISYSREFOUT	Core	LOGIC_EN=1 LOGISYSREFOUT_EN=1	SYSREF_EN=0	0
			SYSREF_EN=1	55
	Output Buffer		CML(R _p =50Ω)	16+1*LOGICLKOUT_PWR
			LVDS	12
			LVPECL	30

If all the output clocks, LOGICLK, multiplier, and multiplier are all enabled, it is possible for this device to consume a significant amount of current. In order to mitigate this, It is recommended to turn off the SYSREF output buffers when not actively sending SYSREF pulses to conserve current.

8.1.2 Treatment of Unused Pins

In many cases, not all pins will be needed. 表 8-2 gives recommendation on handling of these unused pins.

表 8-2. Treatment of Unused or Partially Used Pins

PIN(S)	TREATMENT
All Vcc Pins	These pins must always be connected to the supply. If the block that this powers (as implied by the pin name) is not used, then the bypassing can be minimized or eliminated.
SYSREFREQ	If driving single-ended, the complimentary input should have a AC-coupling capacitor and 50 Ω to ground. If using continuous SYSREF Generator mode, these pins can be either used to turn the output buffers on and off or they can be left floating. If left floating, use SRREQ_SPI to control the output gating. If not using SYSREF at all, pins can be left open.
CLKIN Complementary Input	If driving single-ended, the complementary input should have a AC-coupling capacitor and 50 Ω to ground.
BIAS01 and BIAS23	These pins can be left open if multiplier is not used.
CLKOUT SYSREFOUT LOGICLKOUT LOGISYSREFOUT	These pins can be left open if not used.

8.2 Typical Application

For this application, the additive noise impact of using the LMX1204 as a x2 multiplier is exported when added to the LMX2820 3-GHz output clock. This particular setup used a single-ended clock to drive the LMX1204 for the sake of simplicity of hooking up two EVMs together, but driving it differentially is generally recommended.




图 8-1. Typical Application Schematic

8.2.1 Design Requirements

表 8-3 shows the design parameters for this example.

If not all outputs or SYSREF are used, TI recommends to compress the layout to minimize trace lengths, especially that of the input trace.

表 8-3. Design Parameters

PARAMETER	VALUE
LMX2820 Input Frequency	100 MHz
LMX2820 Output Frequency	3 GHz
LMX1204 Input Clock Frequency	3 GHz
LMX1204 Output Clock Frequency	6 GHz
Multiplier Value	x2

8.2.2 Detailed Design Procedure

In this example, a 3-GHz input clock is being multiplied up to a 6-GHz input clock. The external components do not change that much based on internal configuration. The TICS Pro software is very useful in calculating the necessary register values and configuring the device.




图 8-2. LMX1204 TICS Pro Setup

8.2.3 Application Curve

In 图 8-3, the total plot is the sum of the noise of the LMX1204 multiplier noise and the LMX2820 3-GHz output (scaled to 6 GHz by adding 6 dB). Note that the LMX1204 does increase the phase noise in the 1-MHz to 20-MHz range, but beyond 20 MHz, the input multiplier actually filters the output noise floor.




图 8-3. Multiplier Output Frequency

8.3 Power Supply Recommendations

This device uses a 2.5-V supply for the whole device. A direct connection to a switching power supply will likely result in unwanted spurs at the output. Bypassing can be done individually at all the power pins. TI recommends placing smaller capacitors with higher frequency of minimum impedance on the same layer as the device, as close to the pins as possible. Since the frequencies of nearly all signals in the device are 100 MHz or greater, larger value bypass capacitors with low frequency of minimum impedance are only used for internal LDO stability, and their distance to the device (and the loop inductance of the bypass path) can be larger. The supply pins for the clocks and the LOGICLK should be isolated with a small resistor or ferrite bead if both are being used simultaneously. See the [Pin Configuration and Functions](#) section for additional recommendations for each pin.

备注

This device has minimal PSRR due to the low operating voltage and internal filtering by LDOs; it is important that this device is connected to a low noise supply that does not have excessive spurious noise.

8.4 Layout

8.4.1 Layout Guidelines

- If using an output single-ended, terminate the complementary side so that the impedance as seen looking out from this is similar to side that is used.
- GND pins on the outer perimeter of the package may be routed on the package back to the DAP.
- Minimize the length of the CLKIN trace for optimal phase noise. Poor matching may degrade the noise floor.
- Ensure the DAP on device is well-grounded with many vias.
- Use a low loss dielectric material, such as Rogers 4350B, for optimal output power.
- Be aware that if all the outputs and SYSREF are operating, the current consumption may be high enough to exceed the recommended internal junction temperature of 125°C; a heat sink may be necessary.

8.4.2 Layout Example




图 8-4. Layout Example

9 Device and Documentation Support

9.1 Device Support

TI offers an extensive line of development tools and software to simulate the device performance and program the device.

表 9-1. Development Tools and Software

TOOL	TYPE	DESCRIPTION
PLLatinum™ Sim	Software	Simulates phase noise in all modes and filter transfer function in multiplier mode.
TICS Pro	Software	Programs the device with a user-friendly GUI with interactive feedback and hex register export.
Register Map Description	Document	Detailed description of all registers.

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

9.4 Trademarks

PLLatinum™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




RHA0040C

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

VQFN - 1 mm max height

The diagram illustrates two scenarios for solder mask definition on a PCB:

- NON SOLDER MASK DEFINED (PREFERRED):** This scenario shows a rectangular opening in the solder mask. The opening is defined by a blue line (METAL) and a green line (SOLDER MASK OPENING). A dimension line indicates a 0.07 MAX ALL AROUND clearance between the metal and the solder mask opening.
- SOLDER MASK DEFINED:** This scenario shows a rectangular opening in the solder mask. The opening is defined by a green line (SOLDER MASK OPENING) and a blue line (METAL UNDER SOLDER MASK). A dimension line indicates a 0.07 MIN ALL AROUND clearance between the metal and the solder mask opening.

SOLDER MASK DETAILS


4219053/A 09/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN**RHA0040C****VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMX1204RHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX1204	Samples
LMX1204RHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX1204	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMX1204RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMX1204RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMX1204RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
LMX1204RHAT	VQFN	RHA	40	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RHA 40

VQFN - 1 mm max height



6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225870/A



4219053/B 03/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHA0040C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:12X



SOLDER MASK DETAILS

4219053/B 03/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHA0040C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:
69% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X

4219053/B 03/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司